

Optimization of Area and Power in Feed Forward Cut Set Free MAC Unit using EXOR Full Adder and 4:2 Compressor

V. Mohanapriya¹, S. Purushothaman², S. Tamilarasi³, P. Vinitha⁴

¹PG Student, Dept. of ECE, PGP College of Engineering and Technology, Tamilnadu (India). ²Assistant Professor, Dept. of ECE, PGP College of Engineering and Technology, Tamilnadu(India). ³Assistant Professor, Dept. of ECE, PGP College of Engineering and Technology, Tamilnadu(India). ⁴Assistant Professor, Dept. of ECE, PGP College of Engineering and Technology, Tamilnadu(India). ***

Abstract: МАС (Multiply Accumulate Unit) computation plays a important role in (DSP) Digital Signal Processing. The MAC is common step that computes the product of two numbers and add that product to an accumulator. Generally, the Pipelined architecture is used to improve the performance by reducing the length of the critical path. But, more number of flip flops are used when using the pipeline architecture that reduces the efficiency of MAC and increases the power consumption. On the basis of machine learning algorithm, this paper proposes a feed forward-cutset-free (FCF) pipelined MAC architecture that is specialized for a high- performance machine learning accelerator, and also proposes the new design concept of MFCF_PA using the concept of column addition stage with the 4:2 compressor. Therefore, the proposed design method reduces the area and the power consumption by decreasing the number of inserted flipflops for the pipelining when compared to the existing pipelined architecture for MAC computation. Finally, the proposed feed forward cutset free pipelined architecture for MAC is implemented in the VHDL and synthesized in XILINX and compared in terms of area, power and delay reports.

Keywords: Hardware accelerator, Machine Learning, Multiply–Accumulate (MAC) unit, Pipelining.

1. INTRODUCTION

In a machine learning accelerator, a large number of multiply-accumulate (MAC) units are included for parallel computations, and timing- critical paths of the system are often found in the unit. A multiplier typically consists of several computational parts including a partial product generation, a column addition, and a final addition. An accumulator consists of the carrypropagation adder. Long critical paths through these stages lead to the performance degradation of the overall system. To minimize this problem, various methods have been studied. The Wallace [8] and Dadda [9] multipliers are well-known examples for the achievement of a fast column addition, and the carry-lookahead (CLA) adder is often used to reduce the critical path in the accumulator or the final addition stage of the multiplier. Meanwhile, a MAC operation is performed in the machine learning algorithm to compute a partial sum that isthe accumulation of the input multiplied by the weight. In a MAC unit, the multiply and accumulate operations are usually merged to reduce the number of carrypropagation steps from two to one [10]. Such a structure, however, still comprises a long critical path delay that is approximately equal to the critical path delay of a multiplier. It is well known that pipelining is one of the most popular approaches for increasing the operation clock frequency. Although pipelining is an efficient way to reduce the critical path delays, it results in an increase in the area and the power consumption due to the insertion of many flip-flops. In particular, the number of flip-flops tends to be large because the flip-flops must be inserted in the feed forward-cutset to ensure functional equality before and after the pipelining. The problem worsens as the number of pipeline stages is increased. The main idea of this paper is the ability to relax the feedforward-cutset rule in the MAC design for machine learning applications, because only the final value is used out of the large number of multiply-accumulations. In other words, different from the usage of the conventional MAC unit, intermediate accumulation values are not used here, and hence, they do not need to be correct as long as the final value is correct. Under such a condition, the final value can become correct if each binary input of the adders inside the MAC participates in the calculation once and only once, irrespective of the cycle. Therefore, it is not necessary to set an accurate pipeline boundary. Based on the previously explained idea, this paper proposes a feed forward-cutsetfree(FCF) pipelined MAC architecture for a highperformance machine learning accelerator.

International Research Journal of Engineering and Technology (IRJET)

Volume: 07 Issue: 05 | May 2020

www.irjet.net

2. EXISTING SYSTEM

RECENTLY, the deep neural network (DNN) emerged as a powerful tool for various applications including image classification and speech recognition. Since an enormous amount of vector- matrix multiplication computations are required in a typical DNN application, a variety of dedicated hardware for machine learning have been proposed to accelerate the computations. In a machine learning accelerator, a large number of multiplyaccumulate (MAC) units are included for parallel computations, and timing-critical paths of the system are often found in the unit.

The main idea of this paper is the ability to relax the feed forward-cutset rule in the MAC design for machine learning applications, because only the final value is used out of the large number of multiply–accumulations. In other words, different from the usage of the conventional MAC unit, intermediate accumulation values are not used here, and hence, they do not need to be correct as long as the final value is correct. Under such a condition, the final value can become correct if each binary input of the adders inside the MAC participates in the calculation once and only once, irrespective of the cycle. Therefore, it is not necessary to set an accurate pipeline boundary.

Based on the previously explained idea, this paper proposes a feed forward-cutset-free (FCF) pipelined MAC architecture that is specialized for a highperformance machine learning accelerator. The proposed design method reduces the area and the power consumption by decreasing the number of inserted flip-flops for the pipelining.

2.1 Preliminary: Feed forward-Cutset Rule for Pipelining

It is well known that pipelining is one of the most effective ways to reduce the critical path delay, thereby increasing the clock frequency. This reduction is achieved through the insertion of flip- flops into the data path. In addition to reducing critical path delays through pipelining, it is also important to satisfy functional equality before and after pipelining. The point at which the flip-flops are inserted to ensure functional equality is called the feed forward-cutset.

Cutset: A set of the edges of a graph such that if these edges are removed from the graph, and the graph becomes disjointed.

Feed forward-cutset: A cutset where the data move in the forward direction on all of the cutset edges.

2.2 Disadvantages

- Number of inserted flip flops increases the pipeline stages.
- Consumes larger area and high critical path delay.
- Power consumption is high.

3. PROPOSED SYSTEM

MAC (Multiply Accumulate Unit) computation plays a important role in (DSP) Digital Signal Processing. The MAC is common step that computes the product of two numbers and add that product to an accumulator. Generally, the Pipelined architecture is used to improve the performance by reducing the length of the critical path. But, more number of flip flops are used when using the pipeline architecture that reduces the efficiency of MAC and increases the power consumption. On the basis of machine learning algorithm, this paper proposes a feed forward- cutset-free (FCF) pipelined MAC architecture that is specialized for a high-performance machine learning accelerator. The proposed design method reduces the area and the power consumption by decreasing the number of inserted flip-flops for the pipelining when compared to the existing pipelined architecture for MAC computation. Finally, the proposed feed forward cutset free pipelined architecture for MAC is implemented in the VHDL and synthesized in XILINX and compared in terms of area, power and delay reports.

3.1 Proposed FCF Pipelining

Fig. 1 shows examples of the two-stage 32-bit pipelined accumulator (PA) that is based on the ripple carry adder (RCA). A[31 : 0] represents data that move from the outside to the input buffer register.

A Reg[31:0] represents the data that are stored in the input buffer. S[31:0] represents the data that are stored in the output buffer register as a result of the accumulation. In the conventional PA structure [Fig. 1(a)], the flip-flops must be inserted along the feed forward-cutset to ensure functional equality. Since the accumulator in Fig.1(a) comprises two pipeline stages, the number of additional flip-flops for the pipelining is 33 (gray- colored flip-flops). If the accumulator is pipelined to the n-stage, the number of inserted flip-flops becomes 33(n-1), which confirms that the number of flip-flops for the pipelining increases significantly as the number of pipeline stages is increased.

Fig. 1(b) shows the proposed FCF-PA. For the FCF-PA, only one flip-flop is inserted for the two- stage pipelining. Therefore, the number of additional flip-flops for the n-stage pipeline is n - 1 only.





Fig -1: Schematics and timing diagrams of two-stage 32-bit accumulators. (a) Conventional PA. (b) Proposed FCF-PA.

In the conventional PA, the correct accumulation values of all the inputs up to the corresponding clock cycle are produced in each clock cycle as shown in the timing diagram of Fig. 1(a). A two-cycle difference exists between the input and the corresponding output due to the two- stage pipeline. On the other hand, in the proposed architecture, only the final accumulation result is valid as shown in the timing diagram of Fig. 1(b).

Fig. 2 shows examples of the ways that the conventional PA and the proposed method (FCF- PA)

work. In the conventional two-stage PA, the accumulation output (S) is produced two clock- cycle after the corresponding input is stored in the input buffer. On the other hand, regarding the proposed structure, the output is generated one clock cycle after the input arrives. Moreover, for the proposed scheme, the generated carry from the lower half of the 32-bit adder is involved in the accumulation one clock cycle later than the case of the conventional pipelining.

For example, in the conventional case, the generated carry from the lower half and the corresponding inputs are fed into the upper half adder in the same clock cycle asshown in the cycles 4 and 5 of Fig. 2 (left). On the other hand, in the proposed FCF-PA, the carry from the lower half is fed into the upper half one cycle later than the corresponding input for the upper half, as depicted in the clock cycles 3-5 of Fig. 2 (right). This characteristic makes the intermediate result that is stored in the output buffer of the proposed accumulator different from the result of the conventional pipelining case.

< Co	nventional >		< Proposed >	
A _{Reg} S	[31:16] [15:0] 7325 AB2C 0000 0000	Cycle 1	A _{Reg} S	[31:16] [15:0] 7325 AB2C 0000 0000
A _{Reg}	4823 F135	Cycle 2	A _{Reg}	4823 F135
S	0000 0000		S	7325 AB2C
A _{Reg}	2823 F432	Cycle 3	A _{Reg}	2823 F432
S	7325 AB2C		S	BB48 <mark>1</mark> 9C61
A _{Reg}	0000_0000	Cycle 4	A _{Reg}	0000 0000
S	BB4919C61		S	E36C 1 9093
A _{Reg}	0000_0000	Cycle 5	A _{Reg}	0000 0000
S	E36D 1 9093		S	E36D 9093

Fig -2: Two-stage 32-bit pipelined-accumulation examples with the conventional pipelining (left) and proposed FCF-PA (right). Binary number "1" between the two 16-bit hexadecimal numbers is a carry from the lower half.

The proposed accumulator, however, shows the same final output (cycle 5) as that of the conventional one. In addition, regarding the two architectures, the number of cycles from the initial input to the final output is the same. The characteristic of the proposed FCF pipelining method can be summarized as follows: In the case where adders are used to process data in an accumulator, the final accumulation result is the same even if binary inputs are fed to the adders in an arbitrary clock cycle as far as they are fed once and only once.



Meanwhile, the CLA adder has been mostly used to reduce the critical path delay of the accumulator. The carry prediction logic in the CLA, however, causes a significant increase in the area and the power consumption. For the same critical path delay, the FCF-PA can be implemented with less area and lower power consumption compared with the accumulator that is based on the CLA.

3.2 Full adder designs using XNOR and XOR gates for sum logic

A full adder design employing two stages of XNOR gates for the sum logic, while that employing two successive stages of XOR gates for the sum logic is depicted.



Fig -3: Full adder using XOR gates and a MUX.

3.3 Modified FCF-PA for Further Power Reductions

Although the proposed FCF-PA can reduce the area and the power consumption by replacing the CLA, there are certain input conditions in which the undesired data transition in the output buffer occurs, thereby reducing the power efficiency when 2's complement numbers are used. Fig. 4 shows an example of the undesired data transition. The inputs are 4-bit 2's complement binary numbers. AReg [7:4] is the sign extension of AReg [3], which is the sign bit of ARe g [3 : 0]. In the conventional pipelining [Fig. 4 (left)], the accumulation result (S) in cycle 3 and the data stored in the input buffer (AReg) in cycle 2 are added and stored in the output buffer (S) in cycle. In this case, the "1" in AReg [2] in cycle 2 and the "1" in S[2] in cycle 3 are added, thereby generating a carry. The carry is transmitted to the upper half of the S, and hence, S[7:4] remains as "0000" in cycle.



Fig -4: Pipelined column addition structure with the Dadda multiplier. Conventional pipelining. (b) Proposed FCF pipelining. HA: half-adder. FA: full adder.



Fig -5: Proposed (a) FCF-PA and (b) MFCF-PA for the improvement of the power efficiency.

3.4 4:2 Compressor Design

The 4:2 compressor used to reduce the number of device computation in order to reduce the area and power of a MAC unit is depicted.



International Research Journal of Engineering and Technology (IRJET) e-

JET Volume: 07 Issue: 05 | May 2020

www.irjet.net

e-ISSN: 2395-0056 p-ISSN: 2395-0072



Fig -6: MAC unit using 4:2 compressor.

3.5 Advantages

- Feed Forward Cutset Free technique decreases the Pipeline stages.
- Less area and shorter critical path delay when using the concept of DADDA multiplier.
- Power consumption is low.

4. RESULT AND DISCUSSION

4.1 Power report



ne Power Analysis is up to date

4.2 Delay Report

🖉 DE Project Navigator (P.26xd) - EUHHDL/Feed forward cuttet free pipelined MAC/simulate MFCF PA_VOR_MUX_FAI/PAR/PAR/size - (Design Summary (Implemented)) 📃 🗃 🗃							
P 2 ≤ S ≤ S ≤ S ≤ S ≤ S ≤ S ≤ S ≤ S ≤ S ≤							
Design ↔ □ & ×	Design Overview Summary No Proceeding	No asynchronous control signals found in this design					
Hierarchy ▲ ■ ● PAR ■ ■ xx6sb8-2csg225	Module Level Utilization Finding Constraints Pinout Report	Timing Summary: 					
Horn MrCLPA, Jo-rti (MrCLPA, M mf1 - MrCLPA - rti (MrCL M mf1 - MrCLPA - rti (MrCL D mf1 - MrCLPA - rti (MrCL D mf1 - MrCLPA - rti (MrCL) D mf1 - MrCL - rti (MrCL) D mf1 - MrCLPA - rti (MrCL) - mf1 - mf	Clock report Cost report Cost report Forces and Varnings Parser Massages An Synthesis Messages						
hal - half_adder - rtl hal - half_adder - rtl hal - half_adder - rtl half_adder - rtl half_adder - rtl half_adder - rtl half_adder - rtl	Translation Messages Translation Messages Map Messages Place and Route Messages Timing Messages D Bittern Messages	Timing Details: 					
t - mu2,1 - nt	All Implementation Messages Detailed Reports Synthesis Report Translation Report	Timing constraint: Default period analysis for Clock Clock period: 5.342ns (frequency: 187.196MHz) Total number of paths / destination ports: 392 / 1					
No Processes Running	Map Report B Place and Route Report	Delay: 5.342ns (Levels of Logic = 4)					
Processes: MFCF_PA_16 - rtl Image: CF_PA_16 - rtl	Post-PAR Static Timing Report Power Report Synthesis Report Too of Report	Source: mf1/cx3/q (F?) Destination: mf4/cx2/as12/q 3 (F?) Source Clock: clk rising Destination Clock: clk rising Data Path: mf1/cx3/q to mf4/cx2/as12/q 3 E Gate Net Cellitn-boot famour Delay Delay Longe					
Check Syntax Generate Post-Synthesis Si.	- Synthesis Options Summary - HDL Parsing - HDL Elaboration						
	 → HDL Synthesis → HDL Synthesis Report → Advanced HDL Synthesis → Advanced HDL Synthesis Report 	FDC:C->Q 13 0.525 1.206 mf1/cm LUT6:14->O 1 0.250 0.979 mf2/cm LUT6:14->O 2 0.250 0.954 mf2/cm					
Anaryze Imming / F100 View/Edit Routed Desi Analyze Power Distrib Generate Text Power R	- Low Level Synthesis Partition Report Design Summary T find: delav	LUT6:13->0 4 0.235 0.804 mt3/cx 					
Start C Design C Files C Libraries	2 Design Summary (Implemented)						



4.3 Area Report





Fig-7 Power report of MAC Unit using 4:2 Compressor.

International Research Journal of Engineering and Technology (IRJET)e-ISSN: 2Volume: 07 Issue: 05 | May 2020www.irjet.netp-ISSN: 2

Fig -10 Simulation output of MAC unit using 4:2 compressor

5. CONCLUSION

IRJET

4.4 Simulation Output

We introduced the FCF pipelining method in this paper. In the proposed scheme, the number of flip-flops in a pipeline can be reduced by relaxing the feed forward-cutset constraint, thanks to the unique characteristic of the machine learning algorithm. We applied the FCF pipelining method to the accumulator (FCF-PA) design, and then optimized the power dissipation of FCF-PA by reducing the chance of undesired data transitions (MFCF-PA). The proposed scheme was also expanded, and applied to the MAC unit (FCF- MAC). For the evaluation, the conventional and proposed MAC architectures were synthesized in a 65nm CMOS technology. The proposed accumulator showed the reduction of area and the power consumption by 17% and 19%, respectively, compared with the accumulator with the conventional CLA adder-based design. In the case of the MAC architecture, the proposed scheme reduced both the area and power by 20%. we will design MAC Unit using MCF_PA with 4:2 compressor and XOR MUX Full adder with compared Conventional full adder designs in the future.We believe that the proposed idea to utilize the unique characteristic of 4:2 compressor computation for more efficient MAC design can be adopted in many hardware accelerator designs.

6. REFERENCES

[1] A.Krizhevsky, I. Sutskever, and G. E. Hinton, "Image Net classification with deep convolution neural networks," in Proc. Adv. Neural Inf. Process. Syst., 2012, 1097–1105.

- [2] K.Simonyan and A. Zisserman. "Very deep convolution networks for large-scale image recognition." [Online]. Available: https://arxiv.org/abs/1409.1556. 2014.
- [3] A.Graves, A.-R. Mohamed, and G. Hinton, "Speech recognition with deep recurrent neural networks," in Proc. IEEE Int. Conf. Acoust., Speech Signal Process. (ICASSP), 2013, 6645 – 6649.
- [4] Y. H. Chen, T. Krishna, J. S. Emer, and V. Sze, "Eyeriss: An energy-efficient reconfigurable accelerator for deep convolution neural networks," IEEE J. Solid-State Circuits, 52, 2017, 127–138.
- [5] C. S. Wallace, "A suggestion for a fast multiplier," IEEE Trans. Electron. Comput., 1, , 1964, 14–17, Feb. 1964.
- [6] L. Dadda, "Some schemes for parallel multipliers," Alta Frequenza, vol. 34, no. 5, pp. 349–356, Mar.1965.
- P. F. Stelling and V. G. Oklobdzija, "Implementing multiply-accumulate operation in multiplication time," in Proc. 13th IEEE Symp. Comput. Arithmetic, Jul. 1997, pp. 99 –106.
- [8] K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. New Delhi, India: Wiley, 1999.
- [9] T. T. Hoang, M. Sjalander, and P. Larsson-Edefors, "A high-speed, energy-efficient two-cycle multiplyaccumulate (MAC) architecture and its application to a double-throughput MAC unit," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 12, pp. 3073–3081, Dec. 2010.
- [10] W. J. Townsend, E. E. Swartzlander, and J. A. Abraham, "A comparison of Dadda and Wallace multiplier delays," Proc. SPIE, Adv. Signal Process. Algorithms, Archit., Implement. XIII, vol. 5205, pp. 552–560, Dec. 2003, doi: 10.1117/12.507012.