A NINE LEVEL INVERTER WITH REDUCED SWITCH COUNT

Mr. K.S. Gowthaman¹, Mrs. S. Subalakshmi², C. Aruna³, R. Raveena⁴, S. Sadhana⁵, M. Sivaranjani⁶

¹²³Assistant Professors, Dept of EEE, GCE Sengipatti, Thanjavur, Tamilnadu, India.
⁴⁵⁶UG students, Dept of EEE, GCE Sengipatti, Thanjavur, Tamilnadu, India.

Abstract - In this modern world, carbon footprints are keep on increasing, inorder to reduce them the world is moving towards the renewable energy resources. The multilevel inverters can be effectively used for both stand alone and renewable energy resources that are connected to the grid. Researches are going on inorder to reduce the number of components used and increasing the level of output voltage we are getting from the multilevel inverters. In this paper lets us discuss about a new nine level inverter with reduced switch count.

Key Words: multilevel inverter, ladder based level adder, H – bridge, switches, output voltage.

1. INTRODUCTION

Today all over the world the energy demand is keep on increasing due to that the depletion of fossil fuels is also increasing. In order to reduce the depletion of the fossil fuels the world is turning its face towards the conventional energy resource. In current scenario about 10% to 20% of the total load is being shared by wind and solar energy systems. But the output voltage we get from these renewable resources are highly fluctuating.

Solid state converters and intermediate storage elements are being used in order to regulate the fluctuating output voltage we are getting from this renewable resources. With multiple dc sources multilevel inverters will provide near sinusoidal output voltage. Hence in the field of solar photovoltaic power generation these multilevel inverters are getting attention.

DC voltage from multiple dc sources will be converted into AC voltage of desired magnitude by using the multilevel inverter. The number of sources or capacitors available at the input side of the multilevel inverter decides the magnitude of the output AC voltage. The output voltage of the multilevel inverter will be a stepped sinusoidal waveform.

The number of steps in the stepped waveform is proportional to the number of sources being used to the input side. This makes the multilevel inverter more suitable for medium voltage, and high voltage applications. Output voltage THD, dv/dt stress and electromagnetic interference can be reduced and a nearly perfect sine wave can be obtained with higher amplitude of fundamental components by using higher number of levels in the inverters.

A number of topologies have been proposed so far and all these topologies come under the three topologies namely the Cascaded H-bridge converter (CHB), Flying capacitor (FC) based converter, Neutral point clamped (NPC) converter.

The Neutral point clamped converter has unequal voltage sharing because of the load power factor and it requires large number of clamping diodes. Thus the cost and complexity of the control circuit is increased. Hence it is less reliable.

In flying capacitor based converters the number of levels can be easily extended come factor such as large capacitor banks and pre-charging circuitry requirement and uneven voltage distribution makes it less attractive.

The cascaded H-bridge converters has simple expansion and less number of components as compared to neutral point clamped converter and flying capacitor based converters. But as the number of voltage level rises the number of switches and isolated dc sources also increases.

2. LITERATURE SURVEY

The number of research works are going on in order to reduced the number of switches and gate driving circuits for a given number of DC sources.


Saara L, Babaei E, proposed Optimum structures of proposed “A new cascaded multilevel invert with reduced number of components” in IEEE Transactions on Industrial Electronics.

P. Prem and R. Baranikumar, proposed “A new multilevel inverter topology with reduced switch count for domestic solar PV units”. In this topology the number of components used will be much reduced the other topologies given above. Hence this topology for our nine level inverter with reduced switch count and with high switching frequency.

3. TOPOLOGY USED

Let the figure 1 represents our proposed ladder type sub multilevel inverter. Our proposed topology consists of a H bridge and a ladder based level adder. Let S1,S2,...Sn be switches used in the ladder based level adder used along with the snubber resistance and B1,B2,B2 and B4 be the switches used in the H bridge. We have used MOSFET switches in the ladder circuit and in H bridge MOSFET switches along with anti-parallel diodes are used. In the given sub module any number of isolated DC sources can be added.

The number of isolated DC sources being used decides the rating of the switches. For n number of sources used the number of switches needed is given in equation no (1).

\[ N_{\text{switch}} = n + 4 \]  

Through a suitable driver circuit the switches can be controlled using various PWM scheme. The number of driver circuit is given by following expression (2).

\[ N_{\text{driver}} = N_{\text{switch}} \]

For any number of levels the number of diodes in the circuit will be equal to it. The following equation (3) given the maximum output voltage of H- bridge.

\[ V_{\text{omax}} = nV_{\text{dc}} \]  

The necessary blocking voltage across the switching terminal and current through it decides the type of switch has to be used the following equation (4) given the blocking voltage of the switches in the level ladder i.e., S1,S2, S3... Sn.

\[ V_{\text{block}} = vs1 = v_{s2} = v_{s3} = v_{s4} = V_{\text{dc}} \]  

The following equation (5) given the blocking voltage across the switches B1,B2,B3&B4 in H- bridge,

\[ V_{\text{block}} = v_{B1} = v_{B2} = v_{B3} = v_{B4} = nV_{\text{dc}} \]  

The converters maximum blocking voltage is given by,

\[ V_{\text{block max}} = nV_{\text{dc}} + 4 \times nV_{\text{dc}} \]

The following equation gives the number of levels,

\[ N_{\text{level}} = 2n + 1 \]  

4. PROPOSED NINE LEVEL INVERTER

As discuss in the above topology we have used the ladder based level ladder in source side and H- bridge in the load side for nine level we have used four sources and eight switches, with four switches in level ladder and four switches in the H-bridge. The switches used are MOSFET’s. In level ladder one switch and in H-bridge two switches will be closed during each conduction period. For gate triggering of the MOSFET’s the PWM scheme is utilized. For multilevel inverters numerous PWM scheme are available.

Sinusoidal PWM scheme is used in our work. The below given figure represents our proposed nine level inverter circuit.

![Nine level inverter circuit](image_url)

In the above given figure S1,S2,S3&S4 are the switches used in the level ladder and B1,B2,B3&B4 are the switches used in the H-bridge. MOSFET is an unipolar device. Hence we get unipolar output voltage from the H-bridge. The DC voltage in the input side is increased by switching the switches S1,S2,S3&S4. The output voltage waveform is given below.
Table - 1 : Switching states for positive half cycle of the proposed Nine level inverter

<table>
<thead>
<tr>
<th>Output voltage</th>
<th>Switches in level ladder</th>
<th>Switches in H- Bridge</th>
</tr>
</thead>
<tbody>
<tr>
<td>V₀</td>
<td>S1</td>
<td>S2</td>
</tr>
<tr>
<td>0V</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>V₁</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>V₁+V₂</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>V₁+V₂+V₃</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>V₁+V₂+V₃+V₄</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>V₁+V₂+V₃+V₄</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>V₁+V₂+V₃</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>V₁</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0V</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Fig.3 output voltage waveform

The table 1 gives the switching states for positive half cycle of the output waveform. The table 2 which is below gives the switching states for the negative half cycle of the output waveform.

According to the switching states of switches given in the table 1 & table 2 different modes are being operated. The switching circuit at each mode and for each mode of the switching the corresponding output waveform is given in the below given figures 4(a) to 4(h).

Table - 2 : Switching states for negative half cycle of the proposed nine level inverter

<table>
<thead>
<tr>
<th>Output voltage</th>
<th>Switches in level ladder</th>
<th>Switches in H- Bridge</th>
</tr>
</thead>
<tbody>
<tr>
<td>V₀</td>
<td>S1</td>
<td>S2</td>
</tr>
<tr>
<td>0V</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>-V₁</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>-(V₁+V₂)</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>-(V₁+V₂+V₃)</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>-(V₁+V₂+V₃+V₄)</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>-(V₁+V₂+V₃+V₄)</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>-(V₁+V₂)</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>V₁</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0V</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Fig.4(a)

Fig.4(b)

Fig.4(c)
The above given figures indicate the positive half cycle of the output voltage waveform. The below given figures 5(a) to 5(h) represents the negative half cycle of the output voltage waveform.
5. MATLAB SIMULATION

For stimulating our circuit in MATLAB software was used. Four isolated dc sources were used. In the input side each dc sources has 12V supply each. MOSFET switches were used for both level ladder circuit and H–Bridge circuit. R load with SW capacity was used in the load side. The gate driving circuit was shown separately.

6. COMPARISON

The comparison table of the topology used with the reference topology is given below in table 3.

The number of switches (MOSFET’s), drivers, diodes used in the reference topologies and the topology which has been used in this work is compared in the figure 6(a) to 6(c) given below.

### Table - 3: Comparison table of topology used

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Reference 5</th>
<th>Reference 6</th>
<th>Reference 7</th>
<th>Conventional CHB</th>
<th>Topology used</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of switches</td>
<td>2 (n + 1) + 4</td>
<td>4n + 2</td>
<td>4n + 10</td>
<td>4n</td>
<td>n + 4</td>
</tr>
<tr>
<td>Gate drivers</td>
<td>2 (n + 1) + 4</td>
<td>4n + 2</td>
<td>4n + 10</td>
<td>4n</td>
<td>n + 4</td>
</tr>
<tr>
<td>Number of diodes</td>
<td>2 (n + 1) + 4</td>
<td>4n + 2</td>
<td>4n + 10</td>
<td>4n</td>
<td>4</td>
</tr>
<tr>
<td>Maximum blocking voltage</td>
<td>2 (n + 1) + 4n(V_{dc})</td>
<td>4 * ([3^*5^m+1+1]^*V_{dc})</td>
<td>((6n - 4)^*V_{dc})</td>
<td>n * 16 n(V_{dc})</td>
<td>n(V_{dc}) + 4n(V_{dc})</td>
</tr>
</tbody>
</table>
From the above figures we come to know that the number of MOSFET’s, drivers, diodes used in this work is less than other topologies.

7. HARDWARE MODEL

In this experiment four DC voltage sources with 12 V each is used. The block diagram of our hardware kit is shown in the below figure 7. The R load at the load side is with a 5W capacity. The switches used in the nine level inverter topology will be MOSFET switches. The isolator and driver used is 6N137 and the microcontroller used is DSPIC30F2010. The isolator is used for the purpose of protecting the microcontroller circuit from the high rating inverter and the driver is for driving the gates of the switches used. Our hardware kit is shown in the below figure 8.

8. CONCLUSION

From the comparisons made above this topology used in our work is the best one. MOSFET switches are used inorder to reduces the switching loss and to get a high switching frequency. In our work the number of components used is less with a efficient performance with reduced switching losses and with high switching frequency.

REFERENCES


