# Optimization of 1-Bit ALU using Ternary Logic 

A.Swetha Priya ${ }^{1}$, A.Sathish Kumar ${ }^{2}$<br>${ }^{1}$ Lead Engineer, Cerium Systems, Bangalore<br>${ }^{2}$ IC Design Engineer, Broadcom, Bangalore


#### Abstract

In this paper, we presented a novel approach for implementation of 1-bit ALU using Ternary logic. The ternary logic or Three Valued Logic (3VL) is the next alternative approach offering several advantages over existing conventional binary digital logic. The proposed 3VL based ALU is designed for 1-bit operation and can be used for real time applications with better hardware reduction in turn minimizing the number of gates over binary logic. The 3 VL based ALU is designed using CMOS ternary logic gates (TGates) for ternary based arithmetic and logical circuits which is suitable for LSI/VLSI implementation. The design can be extended to $n$-bit operation for real time applications. Today's existing simulation tools do not permit the simulation of 3 VL circuits. VHDL is used as a simulation tool for 3VL verification. An objective of this study is to describe how existing 3VL system can be optimized in terms of transistors over binary logic. Ternary logic resulted in $25 \%$ reduction of transistor utility in 1-Bit ALU design when compared to binary logic.


Key Words: CMOS; T-ALU; T-Gates; Ternary logic; VHDL

## 1. INTRODUCTION

Is it time to move beyond zeroes and ones? This very thought of Bernard Cole's [1] article published in 2003 on the official site of the Embedded Development Community brought many researches to work upon Multi-Valued Logic to bring a new era of technology. Design of combinational and sequential circuits traditionally uses binary value. Twovalued binary logic has provided efficient two-state devices and circuits with its current status of complexity and sophistication reached mainly because of the continual development of microelectronics [1]. Interconnection problem exists as a intricate problem on both on-chip and between the chips for two-valued logic. Difficulty on chip for placement and routing (P\&R) of digital logic elements increase in terms of capability per chip escalated on a complete chip. Also, silicon area used for inter connections are greater than that of the active logic elements used in the chip.

The first known classical father of logic, Aristotle found logical calculus where traditionally only two possible values (i.e., true and false) was obliged to be used for any proposition which includes or assumes the law of the excluded middle until the $20^{\text {th }}$ century. Extension to mainstream formulaic two-valued logic ( $n=2$ ) called $n$ valued logic is brought out for $n>2$ with the $20^{\text {th }}$ century. As a measure of the cost or complexity of three valued circuits, the mathematical work of product of the radix and the
number of signals has been proposed by Godel. Godel [2] has stipulated that the most efficient base for reducing the hardware in a circuitry is Euler constant ( $\mathrm{e}=2.718285$...). Since decadic 3 is the digit nearer to Euler Constant than base 2 offering great significance over the design of binary digital systems.

In fact, in reality, there is no clarity on the yes/no conditions. Real world scenarios like true/false/may be, open/close/half open or half close, yes/no/may be, left/right/straight or up/down/straight are observed conditions with uncertainty in decision making values. Multiple decision making scenarios are encountered to understand the certainty level for the acceptance or rejection of the situations [3-7]. Unreliability-Reliability probabilistic model is as shown in Fig-1. The deterministic model explains that the reliability of the model is interpreted within the boundaries of $0 \leq R \leq 1$. Vicinity of $R$ being 0.5 could be interpreted as may be true or may be false and above 0.5 is said to be reliability level and below 0.5 is said to be unreliability level. It is interpreted to be certainly happening if $\mathrm{R}=1$. And if $\mathrm{R}=0$, it is interpreted to be not happening certainly

Higher processing rates are achieved going up from unary logic level to higher logic level. Traditionally, there are many bases identified by the mankind from base-1 (Unary) to base 109. As shown in Fig-2, any value apart from binary logic is called non-binary logic which is expressed in terms of nvalue and so is called Multi-Valued Logic (MVL). Higher processing levels gives advantage for memory management, communication throughput and domain specific computations. Economy of digits is an evident advantage of a ternary representation. It needs 58\% more digits for binary to represent a number compared to ternary logic. These benefits have shown to be useful in the design of ternary computers, for digital filtering [8]. Ternary logic allows sign conversions. These advantages of ternary are casted in many applications in the field of Data Mining, Fuzzy logic, Machine Learning, Robotics, Artificial Intelligence, Digital signal processing, Image Processing and Digital control systems. Mainly, Ternary is used in State Assignments and decision diagrams, error correction, error encoding and decoding, data compression and representation of discrete information, Automatic Theorem proving and in automatic telephony.

The scope of the paper is to implement the novel idea to explore the possibilities and advantages in realizing switching circuits which reduces T-gates for ALU slice. Section 2 briefs out our preliminary study in the earlier papers on ternary logic to recognize and to bring out its

International Research Journal of Engineering and Technology (IRJET)
e-ISSN: 2395-0056
Volume: 06 Issue: 09 | Sep 2019
www.irjet.net
importance. Section 3 gives the basic study of ternary logic gates. In Section 4, gives the ternary 1-bit ALU operation. The simulation of the ALU and its results is described in section 5. Section 6 shows the advantages of ternary over binary and the conclusion is given in Section 7.


Fig -1: Implementation of ternary function


Fig -2: Levels of Switching Algebra and its extension to N valued logic

## 2. TERNARY SWITCHING ALGEBRA

For a ternary switching algebra, a suitable set of operations ought to be selected from the set of all possible variables [1-5]. Let a system be L whose elements called propositions or statements are valued in the set $\{\alpha, \beta, \gamma\}$. If X is a proposition, the value of X can be seen as a mapping $\boldsymbol{V}: \boldsymbol{L} \longrightarrow\{\alpha, \boldsymbol{\beta}, \gamma\}$ such that

$$
V(x)- \begin{cases}y & \text { if } x \text { is mue }  \tag{1}\\ \beta & \text { if } x \text { is intermediote } \\ \beta & \text { if } x \text { is false }\end{cases}
$$

Objective of using general variables $\alpha, \beta, Y$ is to consider any type of present or future device technology and also for positive or negative logic representation. Ternary logic level ' $\alpha$ ' generally corresponds to logic- 0 also called low voltage which is well defined in binary, ' $\beta$ ' corresponds to an intermediate or uncertainty stage and ' $\gamma$ ' corresponds to logic-1 also called high voltage which is well defined in binary. The intermediate state ' $\beta$ ' can be metaphorically thought of partially true and partially false condition.

### 2.1 Basic Laws of Ternary Logic

For $\mathrm{X}, \mathrm{Y}, \mathrm{Z} \in \mathrm{L}$, there exists an equivalence ( $=$ ) operation, such that $X=X$, If $X=Y$, then $Y=X$, If $X=Y \& Y=Z$, then $X=Z$.

Clearly ( $\mathrm{L},+{ }^{\bullet}$ ) is a distributive lattice with zero element ( 0 or ${ }^{\alpha}$ ) and universal element( 2 or $\gamma$ ). Thus $\mathrm{X}, \mathrm{Y}$, $\mathrm{Z} \in \mathrm{L}$ [1-5]:

| Idempotent Law : | $\mathrm{X}+\mathrm{X}=\mathrm{X}$ | $\mathrm{X} \bullet \mathrm{X}=\mathrm{X}$ |
| :--- | :--- | :--- |
| Commutative Law: | $\mathrm{X}+\mathrm{Y}=\mathrm{Y}+\mathrm{X}$ | $\mathrm{X} \bullet \mathrm{Y}=\mathrm{Y} \bullet \mathrm{X}$ |
| Associative Law : | $(\mathrm{X}+\mathrm{Y})+\mathrm{Z}=\mathrm{X}+(\mathrm{Y}+\mathrm{Z})$ |  |
|  | $\mathrm{X} \bullet(\mathrm{Y} \bullet \mathrm{Z})=(\mathrm{X} \bullet \mathrm{Y}) \bullet \mathrm{Z}$ |  |
|  |  |  |
| Absorption Law : | $\mathrm{X}+\mathrm{X} \bullet \mathrm{Y}=\mathrm{X}$ | $\mathrm{X} \bullet(\mathrm{X}+\mathrm{Y})=\mathrm{X}$ |
| Distributive Law: | $\mathrm{X}+\mathrm{Y} \bullet \mathrm{Z}=(\mathrm{X}+\mathrm{Y}) \bullet(\mathrm{X}+\mathrm{Z})$ |  |
|  | $\mathrm{X} \bullet(\mathrm{Y}+\mathrm{Z})=\mathrm{X} \bullet \mathrm{Y}+\mathrm{X} \bullet \mathrm{Z}$ |  |

To implement three valued logic function, unary variables are primarily selected through a Ternary decoder approach as shown in the Fig-3, which converts all the unary variables to suitable conditions of ternary variables to formulate a ternary function.


Implementation of ternary function
Literal is denoted by $X_{i}^{a_{i}}$, where ${ }^{a_{i}}=\alpha, \beta, \gamma, \alpha \beta, \beta \gamma$ and $\alpha \gamma_{\text {is defined as given Table -1. }}$

Table -1: Function Table of Unary Functions

| $x$ | $\mathrm{X}^{\text {a }}$ | $\times \beta$ | $x$ | $\times \mathrm{c} / \beta$ | $x^{3}$ | X<xy |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\cdots$ | $r$ | cor | cr | $\gamma$ | or | $\gamma$ |
| $\beta$ | Cr | $\gamma$ | $\cdots$ | $r$ | $\gamma$ | Ce |
| $r$ | CF | ce | $r$ | ce | $r$ | $r$ |

Some expressions useful in ternary logic are:

$$
\begin{align*}
& X^{\prime}=\left\{\begin{array}{ll}
\alpha & \text { if } \mathrm{X} \neq \mathrm{i} \\
\gamma & \text { if } \mathrm{x}-\mathrm{i}
\end{array} \quad \text { Where } i=\alpha, \beta \& \gamma\right.
\end{aligned}, \begin{aligned}
& X^{\alpha \beta}=X^{\alpha}+X^{\beta}=\boldsymbol{X}^{\gamma}  \tag{9}\\
& \boldsymbol{X}^{\beta \gamma}=\boldsymbol{X}^{\beta}+X^{\gamma}=\boldsymbol{X}^{\alpha}  \tag{10}\\
& X^{\alpha \gamma}=X^{\alpha}+X^{\gamma}=X^{\beta}  \tag{11}\\
& X^{\alpha \beta} \bullet X^{\beta \gamma}=X^{\beta}  \tag{12}\\
& X^{\beta \alpha} \bullet X^{\alpha \gamma}=X^{\alpha} \quad X^{\alpha \gamma} \bullet X^{\beta \gamma}=X^{\gamma}  \tag{13}\\
& \mathrm{X}+\alpha=\mathrm{X} \quad \mathrm{X} \cdot \alpha=\alpha  \tag{14}\\
& \mathrm{X}+\gamma=\gamma \quad \mathrm{X} \bullet \gamma=\mathrm{X} \tag{15}
\end{align*}
$$

Universally formulated De Morgan's Theorem [5] also holds good for ternary logic. Three types of inverters are used to implement De Morgan's theorem.

$$
\begin{align*}
& \overline{(X+Y)^{\alpha}}=\overline{X^{\alpha}}-\overline{Y^{\alpha}}  \tag{17}\\
& \underline{(X \bullet Y)^{\alpha}}=X^{\alpha}+Y^{\alpha}  \tag{18}\\
& \overline{(X+Y)^{\beta}}=\overline{X^{\beta}} \bullet \overline{Y^{\beta}}  \tag{19}\\
& \overline{(X \bullet Y)^{\beta}}=\overline{X^{\beta}}+\overline{Y^{\beta}}  \tag{20}\\
& \overline{(X+Y)^{\gamma}}=\overline{X^{\gamma}} \bullet \overline{Y^{\gamma}}  \tag{21}\\
& \overline{(\boldsymbol{X} \bullet \boldsymbol{Y})^{\gamma}}=\overline{\boldsymbol{X}^{\gamma}}+\overline{\boldsymbol{Y}^{\gamma}} \quad \overline{\overline{\boldsymbol{X}^{\beta} \boldsymbol{\beta}}}=\boldsymbol{X} \tag{22}
\end{align*}
$$

The canonical Sum of Product (SOP) and Product of Sum (POS) Product of Sum (POS) can be written as

International Research Journal of Engineering and Technology (IRJET)
e-ISSN: 2395-0056

$$
\begin{align*}
& \mathrm{f}\left(\mathrm{x}_{1}, \mathrm{x}_{2}, \ldots, \mathrm{x}_{\mathrm{n}}\right)=r \bullet \mathrm{~g}\left(\mathrm{x}_{1}, \mathrm{x}_{2} \ldots . . \mathrm{x}_{\mathrm{n}}\right)+\beta \bullet \mathrm{h}\left(\mathrm{x}_{1}, \mathrm{x}_{2}, \ldots, \mathrm{x}_{\mathrm{n}}\right) \\
& \text { i.e., } \mathrm{f}=\mathrm{g}+\beta \bullet \mathrm{h}  \tag{23}\\
& \mathrm{f}\left(\mathrm{x}_{1}, \mathrm{x}_{2}, \ldots, \mathrm{x}_{\mathrm{n}}\right)=\left(\gamma \bullet \mathrm{g}\left(\mathrm{x}_{1}, \mathrm{x}_{2} \ldots . \mathrm{x}_{\mathrm{n}}\right)\right) \bullet\left(\beta+\mathrm{h}\left(\mathrm{x}_{1}, \mathrm{x}_{2}, \ldots, \mathrm{x}_{\mathrm{n}}\right)\right) \\
& \text { i.e., } \mathrm{f}=\mathrm{g} \bullet(\beta+\mathrm{h}) \tag{24}
\end{align*}
$$

## 3. Ternary Gate Design

The basic building block of ternary decoder is a general ternary inverter (GTI). A GTI is takes a unary operator with one input $X$ and produces 3 possible outputs. The implementation of ternary inverter requires three types of inverters namely negative ternary inverter (NTI), simple ternary inverter (STI) and positive ternary inverter (PTI) forming an operator set that is complete in logic sense[6-9]. These T-inverter acts as a basic fundamental element for constructing ternary AND/NAND (T-AND/NAND), ternary OR/NOR(T-OR/NOR) and soon. Table -2 summarized the functioning of three types of ternary Inverters.

$$
\begin{gather*}
S T I=\overline{X^{\beta}}=\gamma-X  \tag{25}\\
P T Z N T Y=\overline{X^{d}}=\left\{\begin{array}{cl}
i & \text { if } \mathbf{X} \neq \mathbf{i} \\
\gamma-i & \text { if } \mathbf{X}=\mathbf{i}
\end{array}\right. \tag{26}
\end{gather*}
$$

where i takes the value of $\gamma$ for PTI and $\alpha$ for the NTI operator. The minus sign represents arithmetic subtraction. Symbols of Ternary Inverters are given in Fig-4.


Fig -4: Basic Ternary logic gates
Table -2: Function Table For Ternary Inverter

| $\alpha$ | $\overline{X^{-a}}$ (NII) | $\overline{\boldsymbol{X}^{\gamma}}{ }_{\text {(PII) }}$ | $\overline{X^{-\beta}}$ (ST1) |
| :---: | :---: | :---: | :---: |
| $\alpha$ | $\gamma$ | $\gamma$ | $\gamma$ |
| $\beta$ | $\alpha$ | $\gamma$ | $\beta$ |
| $\gamma$ | $\alpha$ | $c x$ | $c$ |

Ternary OR (TOR) and Ternary AND (TAND) represent ORing (+) and ANDing (.) respectively on L in Ternary terminology. These gates are as shown in Fig-4. and basically it requires two or more multiple input operators [1-6]. Functioning of these gates are represented by following equations and are tabulated as given in Table - 3 .

Binary logic is restricted to only two states ' 0 ' and ' 1 ' whereas three-valued logics have three truth values. And so Ternary logic is also called three-valued or trivalent logic and is abbreviated to 3VL as it has three distinct voltage levels. 3VL, in general a multi-valued logic(MVL) is implemented in two modes i.e. current mode and voltage mode[10].

Table -3: Truth Table For Basic Gates

| A | B | EXN | $\begin{gathered} \text { SiNA } \\ \text { ND } \\ \hline \end{gathered}$ | $\begin{gathered} \text { PriNAN } \\ \text { D } \end{gathered}$ | $\begin{gathered} \text { NINAN } \\ \text { D } \end{gathered}$ | TOK | $\begin{gathered} 5100 \\ 16 \end{gathered}$ | $\begin{gathered} \text { Fivo } \\ k \end{gathered}$ | $\begin{gathered} \text { NiNO } \\ R \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\boldsymbol{\alpha}$ | $c$ | $\boldsymbol{\alpha}$ | $y$ | $\gamma$ | $\gamma$ | $\alpha$ | $y$ | $\gamma$ | $r$ |
| $\boldsymbol{\alpha}$ | $\beta$ | $a$ | $\gamma$ | $\gamma$ | $\gamma$ | $\beta$ | $\beta$ | $\gamma$ | $\varepsilon$ |
| $\boldsymbol{\alpha}$ | $y$ | $\boldsymbol{a}$ | $\gamma$ | $\gamma$ | $\gamma$ | $\gamma$ | $\alpha$ | $\boldsymbol{\sim}$ | \% |
| $\beta$ | $\boldsymbol{\alpha}$ | $\boldsymbol{\sigma}$ | $\gamma$ | $\gamma$ | $\gamma$ | $\beta$ | $\beta$ | $\gamma$ | $\alpha$ |
| $\beta$ | $\beta$ | $\beta$ | $\beta$ | $\gamma$ | $a$ | $\beta$ | $\beta$ | $Y$ | ${ }_{\text {cr }}$ |
| $\beta$ | $y$ | A | $\beta$ | $\gamma$ | $\boldsymbol{\alpha}$ | $\gamma$ | $\boldsymbol{\alpha}$ | $\alpha$ | $\alpha$ |
| $\gamma$ | $\alpha$ | $\boldsymbol{\pi}$ | $\gamma$ | $\gamma$ | $\gamma$ | $\gamma$ | $\boldsymbol{\sigma}$ | $\boldsymbol{a}$ | $\pi$ |
| $r$ | $\beta$ | $\beta$ | $\beta$ | $r$ | $\alpha$ | $\gamma$ | $\boldsymbol{a}$ | $\boldsymbol{\alpha}$ | $\boldsymbol{c}$ |
| $\gamma$ | $Y$ | $\gamma$ | $\boldsymbol{\sigma}$ | $\alpha$ | $\boldsymbol{\alpha}$ | $r$ | $\boldsymbol{\alpha}$ | $\alpha$ | $\boldsymbol{\sigma}$ |

Logic Sum or TOR and Logic Product or TAND:

$$
\begin{align*}
& \mathrm{X} 1+\mathrm{X} 2+\ldots+\mathrm{Xn}_{=} \operatorname{MAX}(\mathrm{X} 1, \mathrm{X} 2, \ldots, \mathrm{Xn})  \tag{27}\\
& \mathrm{X} 1 \bullet \mathrm{X} 2 \bullet \ldots \bullet \mathrm{Xn}_{=}=\operatorname{MIN}(\mathrm{X} 1, \mathrm{X} 2, \ldots, \mathrm{Xn}) \tag{28}
\end{align*}
$$

Similarly, TNAND and TNOR is

$$
\begin{align*}
& \overline{\mathrm{X} 1 \bullet \mathrm{X} 2 \bullet \ldots \cdot \mathrm{Xn}}=\operatorname{MIN}(\overline{\mathrm{X} 1 \bullet \mathrm{X} 2 \bullet \ldots \bullet \mathrm{Xn}})  \tag{29}\\
& \overline{\mathrm{X} 1+\mathrm{X} 2+. .+\mathrm{Xn}}=\operatorname{MAX}(\overline{\mathrm{X} 1+\mathrm{X} 2+\ldots+\mathrm{Xn}}) \tag{30}
\end{align*}
$$

In Voltage mode, logic state are specified in terms of distinct voltage levels i.e., V1, V2, V3....Vn. Voltage modes are further divided into balance modes and unbalanced modes [11]. Balanced modes are the logic states defined in terms of distinct voltage levels i.e., $+\mathrm{V}=1$ (logic high), Ground $=$ 0 (intermediate state) \& $-\mathrm{V}=-1$ (logic low). Balanced mode is more efficiently identified as standard in the industry. And based on the " N " value defined, we have these voltage levels like 1,0,-1 for ternary logic. Unbalanced modes are the logic states defined in terms of voltage levels i.,e $\mathrm{V}=2$ (logic high), $\mathrm{V} / 2=1$ (intermediate logic) \& Ground $=0$ (logic low),(equivalently it is $V=\gamma, V / 2=\beta \&$ Ground $=\alpha$ or $V=1$, $\mathrm{V} / 2=\mathrm{z} \&$ Ground $=0$ ). It uses non-negative numbers for representation. In Current mode [12], logic states are specified in terms of multiples of reference current states ie., $\mathrm{xI}_{1}, \mathrm{XI}_{2}, \mathrm{xI}_{3} \ldots . . \mathrm{XI}_{\mathrm{n}}$ where x is reference current.

## 4. Design of 1-Bit Ternary ALU

ALU (Arithmetic Logic Unit) which is the central execution unit of a CPU is a combinatorial circuit performing arithmetic and logical operations and its complexity keeps varying [13]. Ternary ALU (T-ALU) slice has been designed for the 1-bit ternary operations. This can be extended for n-bit operations also and can also be implemented by cascading smaller basic $\mathrm{n} / 2$ ALU slices as well. This proposed ALU is designed to have CMOS logic T-Gates for ternary arithmetic \& logic operations which is suitable for LSI/VLSI implementation. The design of ALU slice is shown in Fig-5 and works as per the functional Table -4. Depending on the selection line ( S ) and the bits $\mathrm{X} \& \mathrm{Y}$, the corresponding operations will be performed by T-ALU. Arithmetic operations are as given in the Table-5.

International Research Journal of Engineering and Technology (IRJET)
e-ISSN: 2395-0056
Volume: 06 Issue: 09 | Sep 2019
www.irjet.net


Fig -5: Block diagram of 1-Bit T- ALU Slice

## 5. Simulator for T-ALU

The performance evaluation of 3VL circuits is dealt with the use of Very High-Speed Integrated Circuit Hardware Description Language (VHDL) as a logic simulator[10-14] which is used to model, simulate and describe tristate valued signals of a ternary systems with true, false and with a third transparent high impedance state. An effective way out to connect different distinct logic outputs with characteristics of high impedance state $(\mathrm{Z})$ to a single input allowing the remaining outputs to operate in the normal binary sense can be done with VHDL. Commonly, the concept is used memory banks of computers and other similar devices to a common data bus where a large number of devices can communicate over the same channel ensuring only one to be enabled at a time.

Table -4: Functional Table of Logical Operations


The proposed VHDL simulator is developed with technology dependent package called 9-state StdLogic_1164 package [14] whose levels are as listed in Table -6 which is used to synthesize and to verify the performance of ternary logic circuits. This VHDL permits to describe the circuits like TTL, CMOS, GaAs, NMOS, PMOS and ECL[15,16] based on the design implemented for the examination and requires a change in package development to support the design. To demonstrate the use of VHDL as a ternary logic simulator, we have used Logic Low to represent $\alpha$ or equivalently 0 V , High impendence Z to represent $\beta$ or equivalently 1 V and Logic high to represent $\gamma$ or equivalently 2 V as shown in Fig-6. The simulation result of 1-bit T-ALU is as shown in Fig-7.

Table -5: Functional Table of T-ALU

| Bits | For $\mathbf{S}=0$ | For $\mathbf{S}=1$ |
| :--- | :--- | :--- |


| A | B | Operation | Operation |
| :--- | :--- | :--- | :--- |
| $\alpha$ | $\alpha$ | Addition | TAND |
| $\alpha$ | $\beta$ | Subtraction | TOR |
| $\alpha$ | $\gamma$ | Multiplication | Ex-OR |
| $\beta$ | $\alpha$ | Comparator | STNAND |
| $\beta$ | $\beta$ | - | PTNAND |
| $\beta$ | $\gamma$ | - | NTNAND |
| $\gamma$ | $\alpha$ | - | STNOR |
| $\gamma$ | $\beta$ | - | PTNOR |
| $\gamma$ | $\gamma$ | - | NTNOR |

Table - 6: 9- State Logic System[10]

| Symbols | Values |
| :--- | :--- |
| U | Uninitialized |
| X | Unknown |
| 0 | Logic 0 |
| 1 | Logic 1 |
| Z | High <br> Impedance |
| W | Weak <br> unknown |
| L | Weak zero |
| H | Weak one |
| - | Don't care |

Fig -6: Waveforms of (a) Two-valued logic and (b) Three-valued logic

## 6. Total Number of Transistor Calculation

For binary based two input AND \& OR gate requires 4 transistors and for three input requires 6 transistors. The Binary 1-bit ALU can give only 4 different combinations of

operations like addition, subtraction, multiplication, comparator operation and a final multiplexer to select either one of the operation.

### 6.1 Binary Logic

For addition operation, totally 6 gates are used.

| No. of Inverters are 2 | $\rightarrow 2^{*} 2=4$ |
| :---: | :---: |
| No. of 2 input AND \& OR Gates are 4 | $\rightarrow 4 * 4=16$ |
| Total no. of transistors with Inverters | $\rightarrow 20$ transistors |
| For subtraction operation, totally 3 gates are used. |  |
| No. of Inverters is 1 | $\rightarrow 1^{*} 2=2$ |
| No. of 2 input AND is 1 | $\rightarrow 1 * 4=4$ |

International Research Journal of Engineering and Technology (IRJET)
e-ISSN: 2395-0056
Volume: 06 Issue: 09 |Sep 2019 www.irjet.net
p-ISSN: 2395-0072

No. of 2 input XOR is 1
$\rightarrow 1 * 8=8$

Total no. of transistors with Inverters For multiplication operation, totally 7 gates are used.

No. of Inverters is 2
No. of 2 input AND are 4
No. of 2 input $O R$ is 1
Total no. of transistors with Inverters $\boldsymbol{\rightarrow} 24$ transistors For comparator operation, totally 5 gates are used. No. of Inverters is 2
No. of 2 input AND are 3

$$
\rightarrow 2^{*} 2=4
$$

$$
\rightarrow \quad 3 * 4=12
$$

Total no. of transistors with Inverters $\boldsymbol{\rightarrow} 16$ transistors For multiplexer operation, totally 9 gates are used.
No. of Inverters are 4
$\rightarrow 4^{*} 2=8$
No. of 3 input AND are 4
$\rightarrow 4 * 4=16$
No. of 4 input 0 R is 1
$\rightarrow 1 * 10=10$
Total no. of transistors with Inverters $\boldsymbol{\rightarrow} \mathbf{3 4}$ transistors Other supporting inverters are 5 which would come totally to 118 transistors.

### 6.2 Ternary Logic

For ternary based two input TAND and TOR gate requires 4 transistors and for three input requires 6 transistors.
For Addition (uses T- Half Adder)
$\rightarrow 4 * 4=16$
For Subtraction (uses T- Half subtraction) $\rightarrow 4 * 4=16$
For Multiplication (uses T- gates) $\quad \rightarrow 4 * 4=16$
For comparator (uses T-gates) $\quad \rightarrow 6 * 4=24$
For multiplexer (uses T-gates)
$\rightarrow 4 * 4=16$
Total no. of transistors with Inverters
88 transistors
Table -7: Ternary and Binary Logic Transistor Count Comparison for 1-Bit ALU

| No. Of transistors | Binary logic |  | Ternary logic |  |
| :--- | :--- | :--- | :--- | :--- |
|  | 1-bit | 2-bit | 1-bit | 2-bit |
| Without inverters | 96 | 192 | 78 | 156 |
| With inverters | 118 | 236 | 88 | 176 |
| No. Of <br> combinations | 4 | 16 | 9 | 81 |

Table -8: Percentage of Transistor Savings For1-Bit ALU

| Total Number of <br> Transistors | Percentage (\%) <br> Saving |
| :---: | :---: |
| Without Inverters | $\mathbf{1 9 \%}$ |
| With Inverters | $\mathbf{2 5 \%}$ |
| No. of wires | $\mathbf{1 8 . 1 \%}$ |

The total number of transistors comparison between the Ternary and Binary Logic for both 1-bit and 2-bit ALU are given in Table -7. Ternary Logic has showed that fewer numbers of transistors are required to design the ALU when compared to binary logic which as shown in Table -8.

Fig -7: The simulation result of 1 -bit T-ALU


## 7. Conclusion

In this paper, we developed a ALU using ternary logic with optimum hardware circuitry when compared to binary logic. A scheme based on improved T-gate with formulated design of ALU and also simulation of 1-bit ALU slice is described in this paper. An optimization is performed to compared ternary against the binary to exhibit significance of circuit reduction in complexity, in turn reflecting in low static power consumption due to reduced hardware. Also speed of operation increases as the hardware overhead reduces in non-binary systems compared to binary systems. Moreover, proposed ALU can be easily made to implement several different functions with addition and/or modification in design and selection logic and can be made as realisable system to be incorporated as processing unit in ternary microprocessors. It will reduce the manufacturing cost and complexity and decrease the number of elements required to realize a given ternary function. This Ternary logic helped in about $25 \%$ reduction of hardware required in ALU design when compared to binary logic.

The VHDL simulator has been used to perform both synthesis and verification of Ternary logic on designs with a defined StdLogic_1164 package. To develop Ternary circuits and to verify their performance, tools for digital simulations are necessary to be developed. For layout generation and extraction corresponding software tools are not yet developed by industry. Presently it can be done manually for which mathematical foundation has been completed in this project. Further work may be carried out by larger ALU with the concept of signal co-ordination. Major advantage sought and achieved is reduction in gate count using Ternary logic.

## REFERENCES

[1] A.Sathish Kumar and A.Swetha Priya, "Minimization Of Ternary Combinational Circuits - A Survey", International Journal Of Engineering Science and Technology (IJEST 2010), Vol. 02(8), ISSN:0975-5462, pp. 3576-3589, Aug. 2010.
[2] A. Sathish Kumar and A. Swetha Priya, "Modeling Of Combinational Circuits Based On Ternary Multiplexer Using VHDL", International Journal On Computer Science and Engineering (IJCSE 2010), Vol. 02, No. 05, ISSN:0975-3397, pp.1777-1791, Aug. 2010.
[3] A.Sathish Kumar and A.Swetha Priya, "Modeling of Sequential Circuits Based On 3VL Flip-flops Using VHDL", International Journal of Computer Information Systems (IJCIS 2010), Vol 1, Issue 5, ISSN 2229-5208, pp 38-47,Dec. 2010.
[4] A.Sathish Kumar and A.Swetha Priya, "TDD Realization For Minimization For Combinational Circuitry", International Journal of Computer Information Systems (IJCIS 2010), Vol 1, Issue 4, ISSN 2229-5208, pp 7-15, Nov. 2010.
[5] M.Yoeli and G. Rosenfeld, "Logical Design of Ternary Switching Circuits", IEEE Transactions on Electronic Computers, Vol.EC-14, Issue.1, Feb.1965, pp.19-29.
[6] Raymond E. Miller, "Switching Theory, Vol I",John Wiley \& Sons, 1966.
[7] K.S.Gorde http://www.terna.org/enewsletter/AprJun2010/VLSI.pdf (Terna Engineering College)
[8] Robert L. Herrmann, "Selection and Implementation of a Ternary Switching Algebra", Spring Joint Computer Conference, 1968, pp.283-290.
[9] H.T. Mouftah, "A Study On The Implementation Of Three-valued Logic", University of Toronto, Toronto, Ontario, Canada, pp.123-126.
[10] A. P. Dhande and V. T. Ingole, "Design, and Implementation of 2 Bit Ternary ALU Slice", 3rd International Conference: Sciences of Electronic (SETIT 2005), IEEE Transc., Mar. 2005, pp.1-11.
[11] WM El-Medany, MR Hussain, "FPGA-Based Advanced Real Traffic Light Controller System Design", IEEE International Workshop on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications, Dortmund, Germany, Sep. 2007.
[12] Vikram Banerjee, Mrinal Kanti Mandal and DR Anirudha Ghosal, "Automated Traffic Signal controller", Electronics For You, Project Ideas, Nov.2002. Available as: $\quad$ http://www.electronicsforu.com /efylinux/circuit/nov2002/traffic.pdf
[13] C. Rozon, "On the Use of VHDL as a Multi-Valued Logic Simulator", 26th International Symposium on MultipleValued Logic (ISMVL '96), IEEE, 1996, pp.110-115.
[14] K. C. Smith. (1981): The Prospects for Multivalued Logic: A Technology and Applications View, IEEE Transactions on Computers, Vol. C-30, Issue.9, pp.619-634.
[15] S.L.Hurst. (1984): Multivalued logic - Its status and its future, IEEE Trans .on Computers, vol. C-33, pp. 11601179.
[16] C. Rozon, "On the Use of VHDL as a Multi-Valued Logic Simulator", 26th International Symposium on MultipleValued Logic (ISMVL '96), IEEE, 1996, pp.110-115

