Design of Low Power 32- Bit RISC Processor using Verilog HDL

Surya A

Assistant Professor, Department of Electronics and communication Engineering
Anjai Ammal Mahalingam Engineering College, Thiruvarur

Abstract - The RISC or Reduced Instruction Set Computer is a design philosophy that has become a mainstream in Scientific and engineering applications. This paper concerned with the design and implementation of a 32bit Reduced Instruction Set Computer (RISC) processor on a Field Programmable Gate Arrays (FPGAs). The idea is to create a RISC processor as a building block in VHDL than later easily can be included in a larger design. It will be useful in systems where a problem is easy to solve in software but hard to solve with control logic. The processor has been designed with Verilog HDL, synthesized using Xilinx ISE 10.1i Webpack, simulated using MODELSIM 6.3f simulator, and then implemented on Xilinx Spartan 3E FPGA. The test bench waveforms for the different parts of the processor are presented and the system architecture is demonstrated. The development approach of the overall system design depends on the design specification, analysis and simulation. The RISC Processor core is high performance 32-bit microprocessor. This processor make it especially suited to embedded control applications.

KeyWords: fetch, read.write, power, verilog HDL, xilinx, Modelsim

1. INTRODUCTION

RISC processor [Reduced Instruction Set Computer], computer arithmetic-logic unit that uses a minimal instruction set, emphasizing the instructions used most often and optimizing them for the fastest possible execution. Software for RISC processors must handle more operations than traditional CISC [Complex Instruction Set Computer] processors, but RISC processors have advantages in applications that benefit from faster instruction execution, such as engineering and graphics workstations(1) and parallel-processing systems. They are also less costly to design, test, and manufacture. In the mid-1990s RISC processors began to be used in personal computers instead of the CISC processors that had been used since the introduction of the microprocessor.

Reduced instruction set computer is a CPU design strategy based on the insight that simplified instructions can provide higher performance if this simplicity enables much faster execution of each instruction. There are many proposals for a precise definition but the term is slowly being replaced by the more descriptive load-store architecture.

1.1 KEY FEATURES:

Uniform instruction format, using a single word with the opcode in the same bit positions in every instruction, demanding less decoding

Identical general purpose registers, allowing any register to be used in any context, simplifying compiler design

Simple addressing modes. Complex addressing performed via sequences of arithmetic and/or load-store operations.

Few data types in hardware, some CISCs have byte string instructions, or support complex numbers; this is so far unlikely to be found on a RISC.

Fewer Instructions

Fixed instruction length

Fixed execution time

Lower Cost

2. SYSTEM ARCHITECTURE

The RISC processor (2)presented in this paper consists of three components as shown in Figure .1, these components are, the Control Unit (CU), the DataPath, and the ROM. The Central Processing Unit (CPU) has 17 instructions. In the following sections we will describe the design of the three main components of the processor.
Control unit
Datapath unit
Memory unit

![System Architecture](image)

**Figure 1.** System Architecture

### 2.1 CONTROL UNIT:

The control unit design is based on using FSM (Finite State Machine) and designed in a way that allows each state to run at one clock cycle. The first state is the reset which initializes the CPU internal registers and variables. The machine goes to the reset state by enabling the reset signal for a certain number of clocks. Following the reset state would be the instruction fetching and decoding states, which will enable the appropriate signals for reading instruction data from the ROM and decoding the part of the instruction. The decoding state will also select the next state depending on the instruction. Every instruction has its own state. Based on the instruction, the control unit selects the appropriate state. After all the operations for a given instruction are finished, the last state returns to fetch the state to process the next instruction in the program.

### 2.2 DATAPATH UNIT

The datapath consists of subunits that perform all arithmetic and logic operations. It consists of the units necessary to perform all the operations on the data selected by the control unit. It consists of register file, ALU, memory interface, and branching unit. A datapath is a hardware that performs data processing operations, where control lines coming from the control unit operate all the units in the datapath. The path starts from the register file that has two output ports which are connected to all other units. After the processing is done by one of the other units, the result is returned back to the register file input port using the multiplexer. The signals used in the datapath are forwarded from the control unit to each subcomponent needed.

### 2.3 MEMORY UNIT

The CPU has a built-in ROM which enables us to program simple code and execute it. It is a basic 16×32 ROM and it is 32-bit aligned. The list of signals in the ROM are:

- Address - address sent by the control unit.
- Data_out - data that is contained at the given address.
- Read - signal to enable reading from the ROM.
- Ready - signal to indicate when the ROM is ready for reading.
- Clock - main clock signal.
3. SYSTEM DESIGN

The processor is based on the Harvard architecture that any instruction occupies separated positions of program memory and data memory(6)(7). Thus obtaining greater speed and a minor program length, also, the access time to the instructions can be superposed with one of the data, obtaining a greater speed in each operation(8). The processor includes a RISC instruction set and uses a Single Instruction – Single Data (SISD) execution order.

4. STAGES OF OPERATION

The overall diagram of the processor architecture is shown in figure 3. As seen from the diagram, the architecture(3) consists of a five stage of operations.

i. Instruction Fetch
ii. Instruction Decode
iii. Execute
iv. Memory
v. Write Back

4.1 INSTRUCTION FETCH

In this fetch cycle, the instructions are stored in the instruction memory, that instruction is to be fetched from the instruction memory.

IR <= MEM[pc]
NPC <= pc+4
This stage consists of three units: Program Counter, Instruction Memory and Branch Decide Unit.

![Figure 4. Block Diagram of Fetch Unit](image)

### 4.2 INSTRUCTION DECODE

In this decode stage, instruction decode into operand codes, operand address information, control and the destination operand signal. This stage consists of four units: Control Unit, Register Foley-Register and Sign Extend Unit.

![Figure 5. Block Diagram Of Decode Unit](image)

#### 4.2.1 Control Unit:

The control unit generates (4) all the control signals needed to control the coordination among the entire component of the processor. The input to this unit is the 6-bit opcode field of the instruction word. This unit generates signals that control all the read and write operations of the Register File, Y-Register, and the Data Memory. It is also responsible for generating signals that decide when to use the multiplier and when to use the ALU, and it also generates appropriate branch flags that are used by the Branch Decide unit. In addition, this unit provides clock gating signals for the ALU Control and the Branch Adder module.
4.3 EXECUTE

In this execution stage (5), the data from decode stage is to be allowed for data processing operations. This stage consists of four modules: Branch Adder, Multiplier, Arithmetic Logic Unit and ALU Control Unit.

5. Instruction Set Architecture:

There are three basic types of instructions supported by this processor. Register Type, Branch Type and Immediate Type.

The specification for each type of instructions is given below.

TABLE 1. Instruction Formats

<table>
<thead>
<tr>
<th>Field</th>
<th>Bit positions</th>
<th>0</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit position</td>
<td>31-26</td>
<td>25-21</td>
<td>20-16</td>
<td>15-11</td>
<td>10-6</td>
<td>5-0</td>
<td></td>
</tr>
<tr>
<td>a. R-type instruction</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>b. Load or store instruction</td>
<td>31-26</td>
<td>25-21</td>
<td>20-16</td>
<td>15-11</td>
<td>10-6</td>
<td>5-0</td>
<td></td>
</tr>
<tr>
<td>c. Branch instruction</td>
<td>31-26</td>
<td>25-21</td>
<td>20-16</td>
<td>15-11</td>
<td>10-6</td>
<td>5-0</td>
<td></td>
</tr>
</tbody>
</table>

The setting of control lines that are determined by opcode for three instruction formats
6. Simulation Results

Fetch Output

<table>
<thead>
<tr>
<th>Messages</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>fetchhgg/dl</td>
<td></td>
</tr>
<tr>
<td>fetchhgg/zero</td>
<td></td>
</tr>
<tr>
<td>fetchhgg/branch</td>
<td></td>
</tr>
<tr>
<td>fetchhgg/res</td>
<td></td>
</tr>
<tr>
<td>fetchhgg/pcen</td>
<td></td>
</tr>
</tbody>
</table>

FetchBranch output

<table>
<thead>
<tr>
<th>Messages</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>fetchhgg/dl</td>
<td></td>
</tr>
<tr>
<td>fetchhgg/zero</td>
<td></td>
</tr>
<tr>
<td>fetchhgg/branch</td>
<td></td>
</tr>
<tr>
<td>fetchhgg/res</td>
<td></td>
</tr>
<tr>
<td>fetchhgg/pcen</td>
<td></td>
</tr>
<tr>
<td>fetchhgg/addr</td>
<td></td>
</tr>
<tr>
<td>fetchhgg/nextadr</td>
<td></td>
</tr>
<tr>
<td>fetchhgg/seqadr</td>
<td></td>
</tr>
<tr>
<td>fetchhgg/inst</td>
<td></td>
</tr>
</tbody>
</table>
CONTROL UNIT OUTPUT

<table>
<thead>
<tr>
<th>Messages</th>
<th>0</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Item 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Item 2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

INTEGRATION OUTPUT:

<table>
<thead>
<tr>
<th>Messages</th>
<th>0</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Item 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Item 2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

---

7. CONCLUSION:

The design of 32-bit RISC processor has been presented. Here we have used nearly twenty instructions. In that we have arithmetic operations, logical operations, shift operations and load & store operations. In our project, we implement only 8-bit Wallace tree multiplier and got output successfully. In future, it will enhance into 32-bit. By using MODELSIM 6.3f, the simulation results have been taken for all individual units successfully Most of the goals were achieved and simulation shows that the processor is working perfectly, but the Spartan 2E FPGA was not sufficient for implementing the whole design into a real hardware, since the total available logic gate in Spartan 3 Logic Gate, which was not.

REFERENCES