

FPGA IMPLEMENTATION OF AN IMPROVED WATCHDOG TIMER FOR SAFETY CRITICAL APPLICATIONS

M. Jamuna¹, Mrs. S. Jayashree²

¹Department of Electronics and Communication Engineering, Sri Ramanujar Engineering College, Chennai

²Assistant Professor, Department of Electronics and Communication Engineering, Sri Ramanujar Engineering College, Chennai

ABSTRACT - Embedded systems that are employed in safety critical applications require highest reliability. This paper describes the architecture and design of an improved configurable windowed watchdog timer that can be employed in safety-critical applications. Several fault detection mechanisms are built into the watchdog, which adds to its robustness. This allows the design to be easily adaptable to different applications, while reducing the overall system cost and also the timing constrain is less in proposed watchdog than the existing due to the processor dependant. The effectiveness of the proposed watchdog timer to detect and respond to faults is first studied by analyzing the simulation results. Thus after designing the watchdog it is implemented in ATM and space launch vehicle and verified. The design is coded in Verilog and implemented in Xilinx 14.5 and implemented in FPGA Spartan 6. The design is validated in a real-time hardware by injecting faults through the software while the processor is executing.

when running un-trusted code in a sandbox, to limit the CPU time available to the code and thus prevent some types of denial-of-service attacks.




Fig 1. Block diagram of watchdog timer

1. INTRODUCTION

A watchdog timer (sometimes called a computer operating properly or COP timer, or simply a watchdog) is an electronic timer that is used to detect and recover from computer malfunctions. During normal operation, the computer regularly resets the watchdog timer to prevent it from elapsing, or "timing out". If, due to a hardware fault or program error, the computer fails to reset the watchdog, the timer will elapse and generate a timeout signal. The timeout signal is used to initiate corrective action or actions. The corrective actions typically include placing the computer system in a safe state and restoring normal system operation.

Watchdog timers are commonly found in embedded systems and other computer-controlled equipment where humans cannot easily access the equipment or would be unable to react to faults in a timely manner. In such systems, the computer cannot depend on a human to invoke a reboot if it hangs; it must be self-reliant. For example, remote embedded systems such as space probes are not physically accessible to human operators; these could become permanently disabled if they were unable to autonomously recover from faults. A watchdog timer is usually employed in cases like these. Watchdog timers may also be used

2. EXISTING WATCHDOG TIMER:

In the existing system, a watchdog timer with no windowed watchdog is executed. The input is directly sent into the memory, from the memory instructions are processed into the processor, this watchdog will not detect the fault immediately. If there is any error occurrence in between them, it will sequentially wait for its time to trigger the CPU that error has occurred. It is totally dependent on the CPU. Then after CPU, getting the error information it will reset the whole process. It is stated as slow watchdog fault mechanism. The time it takes to reach the error mechanism to rectify is more than the proposed system. Since it is not clock independent, this sequential watchdog is a failure to embedded system. It is rectified during this proposed system.






Fig2. Existing block diagram



PROPOSED SYSTEM:



DEVICE SUMMARY:

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slices (LUTs)	13	5120	0%
Number of fully used LUT-F pairs	0	13	0%
Number of bonded I/Os	49	102	48%

IF RSTOUT, IT GOES BACK TO THE ORIGINAL INITIAL VALUE OF THE SPACE LAUNCH VEHICLE:



TIMING REPORT

Timing Summary:

Speed Grade: -3

- Minimum period: No path found
- Minimum input arrival time before clock: No path found
- Maximum output required time after clock: No path found
- Maximum combinational path delay: 7.821ns


Timing Details:

All values displayed in nanoseconds (ns)

Timing constraint: Default path analysis
Total number of paths / destination ports: 256 / 10

Delay: 7.821ns (Levels of Logic = 5)
Source: temp<1> (PAD)
Destination: out<7> (PAD)

RTL SCHEMATIC:



DEVICE SUMMARY:

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slice LUTs	13	5720	0%
Number of fully used LUTFF pairs	0	13	0%
Number of bonded IOBs	49	102	47%

```

Timing Summary:
-----
Speed Grade: -3

Minimum period: 3.318ns (Maximum Frequency: 301.432MHz)
Minimum input arrival time before clock: 3.580ns
Maximum output required time after clock: 4.900ns
Maximum combinational path delay: 14.818ns

Timing Details:
-----
All values displayed in nanoseconds (ns)

=====
Timing constraint: Default period analysis for Clock 'cswclk'
Clock period: 3.318ns (frequency: 301.432MHz)
Total number of paths / destination ports: 144 / 16

-----
Delay:          3.318ns (Levels of Logic = 3)
Source:         v3/temp_2_P_2 {FF}
Destination:    v3/temp_7_C_7 {FF}
Source Clock:   cswclk rising
Destination Clock: cswclk rising
    
```

CONCLUSION

DESCRIPTION	AREA ANALYSIS	TIMING REPORT
EXISTING APPLICATION WATCHDOG TIMER	13 LUT's	7.821ns
PROPOSED APPLICATION WATCHDOG TIMER	13 LUT's	3.318 ns

Thus from the results we prove that timing taken by the windowed watchdog timer is taking much slower time than the existing without window technique. This project presented in detail the architecture and design of an improved windowed watchdog timer and its implementation in FPGA. The watchdog timer runs completely independent of the processor and permits adjusting the timer parameters according to the application. Several fault detection techniques are built into the watchdog for the early detection of erratic software modes. It has the capability to identify the failure type and log it, which can become valuable while

debugging. Upon detecting a failure, the watchdog timer also allows the software sufficient time for saving the debug information, before initiating a reset.

REFERENCES

[1] S. N. Chau, L. Alkalai, A. T. Tai, and J. B. Burt, "Design of a fault tolerant COTS-based bus architecture," IEEE Transactions on Reliability, vol. 48, no. 4, pp. 351-359, Dec. 1999.

[2] V. B. Prasad, "Fault tolerant digital systems," IEEE Potentials, vol. 8, no. 1, pp. 17-21, Feb. 1989.

[3] J. Beningo, "A review of watchdog architectures and their application to Cubesats," Apr. 2010.

[4] A. Mahmood and E. J. McCluskey, "Concurrent error detection using watchdog processors - a survey," IEEE Transactions on Computers, vol. 37, no. 2, pp. 160-174, Feb. 1988.