

A Novel Three Phase Asymmetric Multi Level Inverter Fed To Induction Motor Drive

D. Nagendra Babu¹

¹Asst Professor, Dept of EEE, Vaagdevi Institute of Technology and Science, Proddatur, YSR DIST. AP, INDIA.

Abstract - A new three phase asymmetric multi level inverter fed to induction motor is proposed. The proposed topology is based on a cascaded connection of single-phase multilevel converter units and full-bridge converters. In order to generate more number of voltage levels at the output by using different magnitudes of dc voltage sources. This topology is used to generate all positive, negative and zero levels by using a lower number of IGBT's, dc voltage sources and controlling circuit parameters that leads to lower THD, reduction in installation space, cost of inverter is low, reduced electromagnetic interference (EMI) and increasing the life of inverter also. It reduces not only switching devices such as power electronic components, and also reduces the blocked voltages at each IGBT. An Asymmetric cascaded multi level inverter uses different magnitudes of voltages that leads to the more number of levels at the output as compared to that of the Symmetric cascaded multi level inverter. The performance of a new three phase asymmetric cascaded multi level inverter fed to induction motor drive have been verified by using MATLAB/SIMULINK.

Key Terms- Three phase asymmetric, multilevel inverter, h-bridge basic units, induction motor.

1. INTRODUCTION

Over many years, Induction motor drives have been popularly used for variable speed control applications in industries. In recent years, Multi Level Inverters (MLI's) are more popular because of their huge advantages over than the conventional inverters. The main advantages of MLI's are lower voltage changing rate, lower total harmonic distortion (THD), lower amount of switching loss and better power quality.

The cascaded MLI's (CMLI's) are gaining popularity because of easy control, easily identification of error circuits and modularity of the devices. Cascaded MLI's are categorized based upon their using dc sources are as follows,

- 1) Symmetric CMLI's and
- 2) Asymmetric CMLI's

Symmetric CMLI's are having same magnitude of applied voltages on both sides of the inverter. Asymmetric CMLI's are having different magnitudes of applied voltages on both sides of inverter. Asymmetric CMLI's are generate more number of levels at the output than the symmetric CMLI's. Symmetric CMLI's are having bidirectional switches includes driver circuit, two number of IGBT's and power diodes if that may leads the increasing of total cost of an inverter and installation space also be increased. Different symmetric CMLI's are on [5]. Asymmetric CMLI's are having unidirectional switches from voltage point of view and bidirectional switches from the current point of view. Unidirectional switches include of an IGBT with an antiparallel diode. Different Asymmetric CMLI's are on [6].

The proposed one is developed by using a new single-phase H-bridge basic units[1].




Fig 1: Seven Level Inverters. (a) First Proposed Topology (b) Second Proposed Topology.

Table 1: OUTPUT SEQUENCE VOLTAGES OF A H-BRIDGE

STATE	$S_{L,1}$	$S_{L,2}$	$S_{R,1}$	$S_{R,2}$	S_a	S_b	V_o
1	0	1	1	0	0	1	$V_{R,1}$
2	1	0	0	1	0	1	$V_{L,1}$
3	1	0	1	0	0	1	$V_{R,1}+V_{L,1}$
4	1	0	1	0	1	0	0
	0	1	0	1	0	1	
5	1	0	0	1	1	0	$-V_{R,1}$
6	0	1	1	0	1	0	$-V_{L,1}$
7	0	1	0	1	1	0	$-(V_{R,1}+V_{L,1})$

Considering Table I, to generate all voltage levels (odd and even) in the proposed topology. From the table I, we observe the three positive levels, three negative levels and one zero level are generated by using single h-bridge. By cascading the two h-bridges, we generate 49 levels with a maximum amplitude of output voltage.

II. PROPOSED TOPOLOGY

The basic novel h-bridge is shown in Fig 1, it consists of six unidirectional power switches named as $S_{L,1}, S_{L,2}, S_{a}, S_{b}, S_{R,1}$ and $S_{R,2}$. These power switches are able to generate seven levels, in the similar way the proposed one consists of two h-bridges. The two h-bridges consist of totally twelve IGBTs and four insulated DC voltage sources. The twelve IGBTs are named as $S_{L,11}, S_{L,12}, S_{L,21}, S_{L,22}, S_{R,11}, S_{R,12}, S_{R,21}, S_{R,22}, S_{a,1}, S_{a,2}, S_{b,1}$ and $S_{b,2}$.




Fig 2: Asymmetric 49-Level Inverter

The proposed topology for single-phase Asymmetric 49-level inverter is shown in Fig 2.

The power switches of each leg is activated simultaneously that means for each and every switching pattern, the switches SL,1 or SL,2, SR,1 or SR,2, SA or SB of a single h-bridge.

Magnitudes of dc voltage sources for a single h-bridge is

$$V_{R,1} = V_{dc} \quad (1)$$

$$V_{L,1} = 2V_{dc} \quad (2)$$

The total output voltage is determined by the equation,

$$V_o(t) = V_{o,1}(t) + V_{o,2}(t) \quad (3)$$

$V_{o,1}(t)$ is the maximum voltage at the output of first h-bridge,

$$V_{o,1}(t) = V_{R,1} + V_{L,1} = 3V_{dc} \quad (4)$$

$V_{o,2}(t)$ is the maximum voltage at the output of second h-bridge,

$$V_{o,2}(t) = 7V_{R,1} + 7V_{L,1} = 21V_{dc} \quad (5)$$

Hence the total output voltage of proposed system is

$$V_o(t) = V_{o,1}(t) + V_{o,2}(t) = 24V_{dc} \quad (6)$$

Then the output voltage from peak to peak is

$$V_{p-p} = 2 V_o(t) \quad (7)$$

The blocked voltages by all IGBT's in the first bridge is

$$V_{block,1} = 4(V_{R,1} + V_{L,1}) \quad (8)$$

The maximum amount of blocked voltages in the proposed system is

$$V_{block} = 4(V_{R,1} + V_{L,1} + V_{R,2} + V_{L,2}) \quad (9)$$

III. PERFORMANCE OF A THREE-PHASE ASYMMETRIC INVERTER FED INDUCTION MOTOR

Asymmetric inverter has four dc voltage sources having ranges are $V_{R,1}=10V$, $V_{L,1}=20V$, $V_{R,2}=70V$ and $V_{L,2}=140V$.

An electric motor convert's electrical power to mechanical power in its rotor. Induction motors are widely used, especially poly phase induction motors, which are frequently used in industrial drives. When induction motors are given supply, Motor draws a very high current initially, due to which voltage dip will forms, which show the effect on the power system network. In order to avoid voltage dip, we employ new controller to generate more levels at output voltage.

IV. SIMULINK MODELS AND RESULTS




Fig 3: Seven Level Inverter




Fig 4: Seven Level Inverter Simulink Results




Fig 5: Asymmetric 49-Level Inverter




Fig 6: Output Voltage




Fig 7: Three-Phase Asymmetric Inverter




Fig 8: Three-Phase Current and Voltage




Fig 9: Three-Phase Filtered Current and Voltage




Fig 10: Three-Phase Mli Fed to Induction Motor Drive




Fig 11: Induction Motor characteristics, (a)Iabc , (b)Rated speed and (c) Electomagnetic Torque

V. CONCLUSION

In this paper, two basic topologies have been proposed for multilevel inverters to generate seven voltage levels at the output. The basic topologies can be developed to any number of levels at the output where the 49-level and general topologies are consequently presented. In addition, a new algorithm to determine the magnitude of the dc voltage sources has been proposed. The proposed general topology was compared with the different kinds of presented topologies in literature from different points of view. According to the comparison results, the proposed topology requires a lesser

number of IGBTs, power diodes, driver circuits, and dc voltage sources. Moreover, the magnitude of the blocking voltage of the switches is lower than that of conventional topologies. However, the proposed topology has a higher number of varieties of dc voltage sources in comparison with the others. The proposed topology was verified through the matlab/Simulink platform through 49-level inverter.

V. REFERENCES

- [1] D.Nagendra Babu, M.Mahesh, M.Rama Sekhara Reddy "A Novel Three Phase Asymmetric Multi level Inverter with Series H-bridges" *International Research Journal of Engineering and Technology (IRJET)* Volume: 03 Issue: 10 | Oct-2016
- [2] Ebrahim Babaei, Sara Laali, and Somayeh Alilu, "Cascaded Multilevel Inverter With Series Connection of Novel H-Bridge Basic Units," *IEEE transactions on industrial electronics*, vol. 61, no. 12, december 2014.
- [3] E. Babaei and S. H. Hosseini, "Charge balance control methods for asymmetrical cascaded multi level converters," in *Proc. ICEMS, Seoul, Korea, 2007*, pp. 74-79.
- [3] S. Laali, K. Abbaszades, and H. Lesani, "A new algorithm to determine the magnitudes of dc voltage sources in asymmetrical cascaded multilevel converters capable of using charge balance control methods," in *Proc. ICEMS, Incheon, Korea, 2010*, pp. 56-61.
- [4] M. Narimani and G. Moschopoulos, "A novel single stage multilevel type full-bridge converter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 1, pp. 31- 42, Jan. 2013.
- [5] E. Babaei, M. Farhadi Kangarlu, and F. Najaty Mazgar, "Symmetric and asymmetric multilevel inverter topologies with reduced switching devices," *Elect. Power Syst. Res.*, vol. 86, pp. 122-130, May 2012.
- [6] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A new topology of cascaded multilevel converters with reduced number of components for high-voltage applications," *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp. 3109-3118, Nov. 2011.
- [7] G. Waltrich and I. Barbi, "Three-phase cascaded multilevel inverter using power cells with two inverter legs in series," *IEEE Trans. Ind. Appl.*, vol. 57, no. 8, pp. 2605-2612, Aug. 2010.
- [8] N. Farokhnia, S. H. Fathi, N. Yousefpoor, and M. K. Bakhshizadeh, "Minimisation of total harmonic distortion in a cascaded multilevel inverter by regulating of voltages dc sources," *IET Power Electron.*, vol. 5, no. 1, pp. 106-114, Jan. 2012.
- [9] N. Abd Rahim, M. F. Mohamad Elias, and W. P. Hew, "Transistor-clamped H-bridge based cascaded multilevel inverter with new method of capacitor voltage balancing," *IEEE Trans. Ind. Electron.*, vol. 60, no. 8, pp. 2943- 2956, Aug. 2013.
- [10] K. Ding, K. W. E. Cheng, and Y. P. Zou, "Analysis, of an asymmetric modulation methods for cascaded multilevel inverters," *IET Power Electron.*, vol. 5, no. 1, pp. 74-85, Jan. 2012.

Author's Profile



[1] **D.NAGENDRA BABU** working as Assistant professor in the department of Electrical and Electronics Engineering and received M.Tech degree in Electrical Power Systems from JNTUA College of Engineering, JNTUA Anantapuramu in 2016. He received B.Tech degree in Electrical and Electronics from Vignana Barathi Institute of Technology, Proddatur, JNTUA University, in 2013.