

A Novel Topology for Multilevel Inverters with Reduced Device Count

Niraj Dewangan¹ and Krishna Kumar Gupta²

^{1,2}Department of Electrical Engineering, SISTec, Bhopal (M.P.) India

Abstract – Currently multilevel converter structures have been rising since last few decades because it consists of lesser number of power switches and DC sources. Research of multilevel inverter (MLI) has always been a noteworthy inspiration to increasing number of levels with decreasing total harmonic distortion (THD). Multilevel converter topology conjoins the stepped waveform to produce waveform approximation of sine waveform. In this paper, an optimal structure of novel dc source converter configuration with less switch count is introduced. Comparison results prove that the presented cascade topology requires fewer numbers of components. Multicarrier pulse width modulation techniques are adopted for firing the gate pulses of the switches. The operation of the proposed topology is explained with 31-level output voltage. The simulation results are carried out by using MATLAB/Simulink software package.

Index terms – Multilevel inverter, PWM, asymmetric

I. INTRODUCTION

Multilevel inverter has become popular in industries and electric drive. It is best suited for medium to high power applications [1]-[3]. Multilevel inverter synthesizes desired stepped voltage waveform by arranging power switches and lower DC voltages. Multilevel inverter synthesizes stepped waveform to a near sinusoidal waveform with low harmonic distortion and low stress. Main advantage of multilevel inverter is that as the number of voltage level increases, stepped output waveform approaches to a near sinusoidal voltage or current waveform and harmonic distortion decreases [4]. There are three types of most popular topology, Neutral point clamped multilevel inverter topology, flying capacitor multilevel inverter topology and Cascaded H-Bridge multilevel inverter topology [5]. Cascaded H-bridge topology is very efficient due to its modularity and simplicity [6]. Neutral Point clamped topology uses many diodes to clamp the DC bus Voltage. As increase the number of voltage level, complexity of the neutral point clamped inverter increases [7]. Similarly, flying capacitor multilevel inverter topology has the many number of capacitors for charging and discharging. It is difficult to balancing the charging and discharging controlling of inverter due to this problem [8]. Cascaded multilevel inverters are best suited for many numbers of voltage levels and complexity does not increase more. Cascaded H-bridge multilevel inverter uses large number of isolated DC sources required to supply voltage to each H-bridge cell [9]. To overcome this difficulties many new topology are presented. Multilevel inverter topology required large high semiconductor power switches due to which complexity and cost of power converter increases [10]. To reduce power switches and complexity many new topologies with reduced number of switches and DC sources have been presented [10]-[13].

In order to increase the number of output voltage levels, the magnitudes of dc voltage sources are selected to be different, these topologies are called asymmetric [8-9]. Reducing the stress on power switches and fault-tolerant operations, extendibility, modularization, simplicity of control and high reliability are some of main advantages of these inverters in comparison with two other basic topologies of multilevel inverters. However, high number of required dc voltage sources and semiconductor power switches by increasing the number of generated output levels are disadvantageous of this inverter [10-12].

In this paper, in order to increase the number of output levels by using lower number of power electronic switches a novel unit is proposed. In order to generate all positive and negative levels at the output, two algorithms to determine the magnitude of dc voltage sources are proposed. The proposed inverter is compared with several conventional cascaded multilevel inverters to investigate its advantages and disadvantages. Finally, the accuracy performance of the proposed inverter is reconfirmed by using simulation results on proposed 31-level converter.

II. Proposed structure of 31-level MLI

The structure of the proposed basic unit is presented in Fig. 1. This circuit consists of six unidirectional switches ($K_1, K_2, K_3, K_4, S_a, S_b$), four bidirectional switches (S_1, S_2, T_1, T_2), and six dc sources. Three of the dc sources have the same magnitude of V_{dc} and the value of the three other sources is $4V_{dc}$. The switching states of the unit proposed to generate all levels are provided in Table I. As shown in this Fig.1, the unidirectional and bidirectional power switches are used in the basic unit. Each unidirectional power switch consists of an IGBT with an anti-parallel diode as a common emitter

configuration that is able to conduct current in both direction and block voltage in one polarity. While, the bidirectional power switches include of two IGBTs with two anti-parallel diodes that conducts current in both direction and blocks voltage with both positive and negative polarities. Fig.2 show the basic configuration of the switches used.

To obtain the maximum number of levels with constant number of power electronic elements, two algorithms are described for determining the values of sources of MLI structure as follows.

A. First Algorithm

In this algorithm, the values of sources in the proposed MLI structure are similar and the maximum nine-level voltage output can be obtained. However, the values of sources in various MLIs are non-equal and are obtained using the following equations.

$$E_{11} = E_{12} = \dots = E_{1n} = E_{21} = E_{22} \dots \dots \dots E_{2n} = V_{dc} \tag{1}$$

Then, the maximum amplitude of the output voltage in the MLI ($V_{o,max}$) will be

$$V_{o,max} = n V_{dc} \tag{2}$$

Where 'n' is the number of sources used in the proposed structure.

B. Second Algorithm

In contrast to the described first algorithm, the values of dc sources of proposed MLI are equal. In fact, the dc sources amplitudes of each have two different values which are determined as follows:

$$E_{11} = E_{12} = E_{13} = E_{1n} = V_{dc} \text{ and } E_{21} = E_{22} = E_{23} = E_{2n} = 4V_{dc} \tag{3}$$

The maximum output voltage of the MLI ($V_{o,max}$) is

$$V_{o,max} = (nE_{1n} + nE_{2n}) V_{dc} \tag{4}$$




Fig.1 A 31-level inverter topology based on the illustrated second algorithm.




Fig.2 Switching configurations used in the proposed structure

Table I

Valid switching states for the structure proposed

| Modes | On State Switches | Output Voltage [V _o (t)] | $E_1 = E_2 = E_3 = V_{dc} = 25V$ $E_4 = E_5 = E_6 = 4V_{dc} = 100V$ |
|-------|--|-------------------------------------|---|
| M1 | K ₁ ,S _b ,K ₃ | 375 | E ₁ +E ₂ +E ₃ +E ₄ + E ₅ +E ₆ |
| M2 | S ₁ ,S _b ,K ₃ | 350 | E ₂ +E ₃ +E ₄ + E ₅ +E ₆ |
| M3 | S ₂ ,S _b ,K ₃ | 325 | E ₃ +E ₄ + E ₅ +E ₆ |
| M4 | K ₂ ,S _b ,K ₃ | 300 | E ₄ + E ₅ +E ₆ |
| M5 | K ₁ ,S _b ,T ₁ | 275 | E ₁ +E ₂ +E ₃ + E ₅ +E ₆ |
| M6 | S ₁ ,S _b ,T ₁ | 250 | E ₂ +E ₃ + E ₅ +E ₆ |
| M7 | S ₂ ,S _b ,T ₁ | 225 | E ₃ + E ₅ +E ₆ |
| M8 | K ₂ ,S _b ,T ₁ | 200 | E ₅ +E ₆ |
| M9 | K ₁ ,S _b ,T ₂ | 175 | E ₁ +E ₂ +E ₃ +E ₆ |
| M10 | S ₁ ,S _b ,T ₂ | 150 | E ₂ +E ₃ + E ₆ |
| M11 | S ₂ ,S _b ,T ₂ | 125 | E ₃ +E ₆ |
| M12 | K ₂ ,S _b ,T ₂ | 100 | E ₆ |
| M13 | K ₁ ,S _b ,K ₄ | 75 | E ₁ +E ₂ +E ₃ |
| M14 | S ₁ ,S _b ,K ₄ | 50 | E ₂ +E ₃ |
| M15 | S ₂ ,S _b ,K ₄ | 25 | E ₃ |
| M16 | K ₂ ,S _b ,K ₄ | 0 | 0 |
| | K ₁ , S _a , K ₃ | | |
| M17 | S ₁ ,S _a ,K ₃ | -25 | -E ₁ |
| M18 | S ₂ ,S _a ,K ₃ | -50 | -(E ₁ +E ₂) |
| M19 | K ₂ ,S _a ,K ₃ | -75 | -(E ₁ +E ₂ +E ₃) |
| M20 | K ₁ ,S _a ,T ₁ | -100 | -E ₄ |
| M21 | S ₁ ,S _a ,T ₁ | -125 | -(E ₁ + E ₄) |
| M22 | S ₂ ,S _a ,T ₁ | -150 | -(E ₁ +E ₂ +E ₄) |
| M23 | K ₂ ,S _a ,T ₁ | -175 | -(E ₁ +E ₂ +E ₃ +E ₄) |
| M24 | K ₁ ,S _a ,T ₂ | -200 | -(E ₄ + E ₅) |
| M25 | S ₁ ,S _a ,T ₂ | -225 | -(E ₁ +E ₄ + E ₅) |
| M26 | S ₂ ,S _a ,T ₂ | -250 | -(E ₁ +E ₂ +E ₄ + E ₅) |
| M27 | K ₂ ,S _a ,T ₂ | -275 | -(E ₁ +E ₂ +E ₃ +E ₄ + E ₅) |
| M28 | K ₁ , S _a , K ₄ | -300 | -(E ₄ + E ₅ +E ₆) |
| M29 | S ₁ , S _a , K ₄ | -325 | -(E ₁ +E ₄ + E ₅ +E ₆) |
| M30 | S ₂ , S _a , K ₄ | -350 | -(E ₁ +E ₂ +E ₄ + E ₅ +E ₆) |
| M31 | K ₂ , S _a , K ₄ | -375 | -(E ₁ +E ₂ +E ₃ +E ₄ + E ₅ +E ₆) |

III. Simulation Study And Comparison

In order to validate the functionality of the proposed structure, a simulation study is carried out using MATLAB/Simulink software package. The circuit shown in Fig.1 is modelled with asymmetric sources and the modulation strategy, a thirty-one level inverter with ten switches and six sources configured as $E_{11} = E_{21} = E_{31} = V_{DC}$, $E_{21} = E_{22} = E_{23} = 4V_{DC}$. The R-L load with the values of $R = 120 \Omega$ and $L = 50 \text{ mH}$ is used for the topology introduced in this work. Phase disposed triangular signals with frequency 1.7 kHz is employed as carriers and sinusoidal reference with frequency 50 Hz is used with an amplitude modulation index $M_a = 1$. The so-called ‘universal control scheme’ as proposed in [11] is used to modulate the proposed structure.

For a 31-level inverter, carrier and reference signals are shown in Fig. 2(a) and aggregated signal is depicted in Fig. 2(b). The load current waveform is sinusoidal and is inductive in nature as expected.

The output voltages and harmonic profile are shown in Fig.3. The value of output voltage frequency is 50 Hz. The output voltage waveform of 31-level inverter is indicated in Fig. 3(a). It is clear that the maximum output voltage is 375 V. It consists of equal sized steps of 25V each. According to figure 1, the levels are 0, $\pm 25 \text{ V}$, $\pm 50 \text{ V}$, . . . , $\pm 350 \text{ V}$, $\pm 375 \text{ V}$. Fig. 3(b) shows the output current of the 31-level inverter. The load current waveform is sinusoidal and is inductive in nature as expected. Also, load current waveform and its harmonic spectrum are depicted in Fig.4 (a) and (b) respectively. The maximum voltage on bidirectional switches S_1 and S_2 is 50 V and maximum standing voltage on switches T_1 and T_2 is 200V.




Fig.2 (a) Reference and Carrier Waveforms, (b) Aggregated signal “a (t)”





Fig.3 Simulated waveforms for 31-level inverter; (a) load voltage ($V_L(t)$) ; and (b) harmonic profile of load voltage


 Fig.4 (a) Load current waveform of 31-level CCCS-MLI with RL load ($R = 120 \Omega$ and $L = 50 \text{ mH}$);

(b) Harmonic spectrum of load current

Table 2

Comparison of the proposed topology with classical and some recently introduced topologies

| MLIs/Components | DCMLI | FCMLI | CHBMLI | Ref [8] | Ref [7] | Proposed MLI |
|--------------------------|-------|-------|--------|---------|---------|--------------|
| Number of switches | 60 | 60 | 60 | 12 | 12 | 10 |
| Number of DC sources | 1 | 1 | 15 | 4 | 4 | 6 |
| Total number of output | 31 | 31 | 31 | 31 | 31 | 31 |
| Number of driver circuit | 60 | 60 | 60 | 12 | 12 | 10 |
| Clamping diodes | 56 | - | - | - | - | - |
| Clamping capacitors | - | 28 | - | - | - | - |
| DC bus capacitors | 30 | 30 | - | - | - | - |

IV. Conclusion

In this paper, an optimal design of multilevel converter topology is investigated. Then, two different algorithms are proposed to determine the magnitudes of dc voltage sources. This power circuit uses lower number of power switches, diodes and driver circuits for a specific number of voltage levels in comparison with many of conventional multilevel inverters that have been presented in literature. THD is also reduced subsequently as per IEEE standard 519 without using filters i.e. 3.82%. Also a multicarrier PWM scheme is introduced which helps to optimize the switching frequencies of various power switches with different voltage stresses. Finally, all of the obtained theoretical issues are reconfirmed by using simulation results on a proposed 31-level inverter based on second proposed algorithm. The proposed configuration is used in high power applications like EV and HEV drives.

References

- [1] M. Jayabalan, B. Jeevarathinam and T. Sandirasegarane, "Reduced switch count pulse width modulated multilevel inverter," in *IET Power Electronics*, vol. 10, no. 1, pp. 10-17, 1 20 2017.
- [2] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. Franquelo, B. Wu, J. Rodriguez, M. Pandrez, and J. Leon, "Recent advances and industrial applications of multilevel converters," *Industrial Electronics, IEEE Transactions on*, vol. 57, no. 8, pp. 2553–2580, Aug. 2010.

- [3] S. P. Gautam, L. K. Sahu and S. Gupta, "Reduction in number of devices for symmetrical and asymmetrical multilevel inverters," in *IET Power Electronics*, vol. 9, no. 4, pp. 698-709, 3 30 2016..
- [4] Rodriguez, J.; Jih-Sheng Lai; Fang Zheng Peng; , "Multilevel inverters: a survey of topologies, controls, and applications," *Industrial Electronics, IEEE Transactions on* , vol.49, no.4, pp. 724- 738, Aug 2002
- [5] De, S.; Banerjee, D.; Siva Kumar, K.; Gopakumar, K.; Ramchand, R.; Patel, C.; , "Multilevel inverters for low-power application," *Power Electronics, IET* , vol.4, no.4, pp.384-392, April 2011.
- [6] Hua, C.-C.; Wu, C.-W.; Chuang, C.-W.; , "A novel dc voltage charge balance control for cascaded inverters," *Power Electronics, IET* , vol.2, no.2, pp.147-155, March 2009.
- [7] Gupta, K.K.; Jain, S., "A Novel Multilevel Inverter Based on Switched DC Sources," *Industrial Electronics, IEEE Transactions on*, vol.61, no.7, pp.3269-3278, July 2014.
- [8] N. Prabakaran and K. Palanisamy, "Comparative analysis of symmetric and asymmetric reduced switch MLI topologies using unipolar pulse width modulation strategies," in *IET Power Electronics*, vol. 9, no. 15, pp. 2808-2823, 12 14, 2016.
- [9] E. Babaei, S. H. Hosseini, G. B. Gharehpetian, M. Tarafdar Haque, and M. Sabahi, "Reduction of DC voltage sources and switches in asymmetrical multilevel converters using a novel topology," *Elect. Power Syst. Res.*, vol. 77, no. 8, pp. 1073-1085, Jun. 2007.
- [10] K. Boora and J. Kumar, "General topology for asymmetrical multilevel inverter with reduced number of switches," in *IET Power Electronics*, vol. 10, no. 15, pp. 2034-2041, 12 15 2017..
- [11] A. Hota, S. Jain and V. Agarwal, "An Improved Three-Phase Five-Level Inverter Topology With Reduced Number of Switching Power Devices," in *IEEE Transactions on Industrial Electronics*, vol. 65, no. 4, pp. 3296-3305, April 2018..
- [12] Oskuee, M.R.J.; Karimi, M.; Ravadanegh, S.N.; Gharehpetian, G.B., "An Innovative Scheme of Symmetric Multilevel Voltage Source Inverter With Lower Number of Circuit Devices," in *Industrial Electronics, IEEE Transactions on* , vol.62, no.11, pp.6965-6973, Nov. 2015.
- [13] Babaei, E.; Laali, S.; Bayat, Z., "A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit With Reduced Number of Power Switches," in *Industrial Electronics, IEEE Transactions on* , vol.62, no.2, pp.922-929, Feb. 2015.