DESIGN AND IMPLEMENTATION OF EFFICIENT ADDER USING VARIOUS LOGIC STYLES

N.NAGARAJU¹, S.M.RAMESH², SOUNDHARYA V³, SOWMIYA K⁴

¹Assistant Professor/ECE, Adhiyamaan college of engineering, Hosur, Tamil Nadu, India
²Professor/ECE, E.G.S pillay engineering college, Nagapattinam, Tamil Nadu, India
³⁴ECE, Adhiyamaan college of engineering, Hosur, Tamil Nadu, India

Abstract - In this paper, we present a comparison and study of various adders. Adder's circuit is essential for designing different digital systems. The Complexity in VLSI design increases when the level of integration increases. In this paper, Adder is designed using a different technique which is based on MUX based full adder, pass transistor, and logic 2-T logic. The efficiency of the system depends on the performance of internal components that are shown in the system. The internal components must be designed in such a way that they should consume less power with minimum time delay. The suggested circuit is better than the existing technique regarding area and delay. In several high-performance computing systems such as Digital Signal processors, FIR filters, Microprocessors, and Microcontrollers, the Multipliers are the key components where the adders are the basic building block. The design is targeted for the 0.18µm CMOS technology, and verification of the design is done by using TSPICE.

Index Terms: Adder, EDA tool, Multiplexer, pass-transistor logic, 2-T logic

1. INTRODUCTION

In today’s scenario, the demands of electronic devices are getting increased day by day. The use of portable electronic devices has been increased gradually[1]. The primary requirement of the portable electronic device is to reduce the power consumption and area and to increase the speed of operations. VLSI is a process where billions of transistors are embedded onto a tiny chip. The demand for the VLSI Designers is quite high for developing FPGA implementations, System on CHIP and ASIC. The Area along with minimum delay and power consumptions is one of the important design considerations for the IC designers in designing portable electronic devices and hardware circuits. The dependency of power consumption is based on the number of transistors used. The full adder[2] is one of the fundamental building blocks for many of the digital VLSI circuits. An adder is used to perform addition of numbers. In many computers and processors, adders are used in Arithmetic and Logic Units (ALU). They are also used in other parts of the processor, where they are used to calculate address table indices, increment and decrement operators and similar operations. A full adder has three inputs and two outputs which are A, B, C, SUM and CARRY.

The Logical circuit of this full adder can be implemented with XOR, AND and OR gates. The logic for sum involves XOR gate while the logic for CARRY involves AND and OR gates. The basic equation for SUM and CARRY of full adder is

\[
\text{SUM} = A \oplus B \oplus C \\
\text{CARRY} = AB + BC + CA
\]

The logic diagram of the full adder using Boolean equations with basic gates can be represented as shown below.

![Figure 1. Logic Circuit for Full Adder](image)

The full adder[3] adds binary numbers and accounts for values carried in as well as out. The full adders are usually a component and cascade of adders, which adds 8, 16, 32, etc. bit binary numbers. The XOR gate is the basic element of any building block of the full adder concept. The performance of a full adder can be improved based on the performance of XOR gate. The previous designs of XOR gate were based on eight transistors or 6 transistors that are conventionally used in most of the designs. The main aim of reducing the transistor count is to reduce the size of XOR gate so that the maximum number of devices can be configured on a single silicon chip thereby reducing the area and delay. In the conventional full adder, two XOR gates are used whereas in the proposed method; we have used three different logic styles which are MUX based full adder which uses only one XOR gate, pass-transistor logic, and 2-T logic[5].

\[
\text{Delay} = 2 \times \text{XOR}
\]
1.1 Proposed method

**GDI Cell**

A Gate Diffusion Input [4] is a technique for low power digital circuit design in an embedded system. This technique is used to reduce power consumption, area, delay. This technique is used to reduce the number of transistors compared to conventional CMOS design.

![Figure 2: Basic GDI Cell](image)

<table>
<thead>
<tr>
<th>P</th>
<th>G</th>
<th>Out</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>B</td>
<td>A</td>
<td>(\overline{AB})</td>
</tr>
<tr>
<td>B</td>
<td>1</td>
<td>A</td>
<td>(\overline{A} + B)</td>
</tr>
<tr>
<td>1</td>
<td>B</td>
<td>A</td>
<td>(A + B)</td>
</tr>
<tr>
<td>B</td>
<td>0</td>
<td>A</td>
<td>(AB)</td>
</tr>
<tr>
<td>C</td>
<td>B</td>
<td>A</td>
<td>(\overline{AB} + AC)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>A</td>
<td>(\overline{A})</td>
</tr>
</tbody>
</table>

**Table 1 Boolean function of GDI cell**

**EXOR DESIGN USING GDI CELL:**

When compared with other technologies GDI technology can reduce the number of transistor in this ex-or design.

![Figure 3: EX-OR using GDI cell](image)

**Conventional MUX based full adder using GDI Cell:**

To reduce the power and area, the conventional full adder in reduction phase of multiplier or any other processor is replaced by a modified full adder. The modified full adder circuits consist of 2:1 MUX and XOR gate. One XOR gate in the conventional full adder is replaced by a multiplexer block so that the delay path is minimized.

\[
\text{DELAY} = \text{XOR} + \text{MUX}
\]

This can be implemented using second MUX with XOR output as a selection line. Since XOR involves most of the power consumption in adder circuits, by reducing the number of XOR gates power consumptions of the full adder can be reduced. This type of adder is employed in the multiplier, and so the efficiency is increased.

![Figure 4: MUX Based Full Adder](image)

**a) Pass Transistor Logic using GDI Cell:**

In electronics, pass transistor logic describes various logic families used in the design of integrated circuits. Pass transistor logic is used to enhance the performance of arithmetic and logic circuits. This logic can be used to reduce the count of transistors used to make different logic gates by excluding redundant transistors.

The pass transistor logic is used to reduce the number of transistors used when compared to CMOS design in the realization of complex systems. When the number of a transistor is decreased, the CHIP area also decreases parallel. When the number of a transistor is reduced, we can easily decrease the number of layout elements. The pass transistor logic design can be used to remove some transistor, and it may be important to reduce the power consumption.
b. 2-T Logic using GDI Cell:

The 2-T logic[5] design which is a combination of both PMOS and NMOS. This logic is also known as CMOS logic. The 2-T logic is combined in a specific manner to get a full adder with SUM and CARRY output.

This logic is very efficient when compared to MUX based full adder and pass transistor logic.

1.1 Proposed method ripple carry adder-

In this paper, we have designed an 8-bit ripple carry adder using different logic styles such as pass transistor logic, mux-based logic, and 2T logic. An 8-bit ripple carry adder can be built by using eight 1-bit full adders. The Ripple carry adder creates a logic circuit using multiple full adders to add N-bit numbers.

<table>
<thead>
<tr>
<th>Binary input A</th>
<th>Binary input B</th>
<th>Carry in</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0 00001111</td>
<td>B0 01010001</td>
<td>0</td>
</tr>
<tr>
<td>A1 00110011</td>
<td>B1 10010011</td>
<td>0</td>
</tr>
<tr>
<td>A2 01010101</td>
<td>B2 01010101</td>
<td>0</td>
</tr>
<tr>
<td>A3 10010011</td>
<td>B3 10101010</td>
<td>0</td>
</tr>
<tr>
<td>A4 10101010</td>
<td>B4 10010011</td>
<td>0</td>
</tr>
<tr>
<td>A5 01010101</td>
<td>B5 01010101</td>
<td>0</td>
</tr>
<tr>
<td>A6 10010011</td>
<td>B6 01100111</td>
<td>0</td>
</tr>
<tr>
<td>A7 01010001</td>
<td>B7 00001111</td>
<td>0</td>
</tr>
</tbody>
</table>

**TABLE 1. The truth table for Ripple Carry Adder (RCA).**

The following truth table which consists of input from (A0-A7 AND B0-B7) the output (S0-S7) is as follows.

The above Figure shows the output for the first four inputs from a0 to a3 when added with the second four inputs b0 to b3 respectively.

**Figure 9. Output for Ripple Carry Adder**
The above Figure 9. shows the output for the first four inputs from a4 to a7 when added with the second four inputs b4 to b7 respectively.

2. Performance Comparison:

<table>
<thead>
<tr>
<th>Name Of The Design</th>
<th>Number of transistors</th>
<th>Delay(ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conventional MUX based full adder</td>
<td>28</td>
<td>34.8</td>
</tr>
<tr>
<td>(1-bit)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Proposed Pass Transistor Logic (1-bit)</td>
<td>14</td>
<td>22</td>
</tr>
<tr>
<td>Proposed 2-T Logic (1-bit)</td>
<td>10</td>
<td>19</td>
</tr>
<tr>
<td>Conventional MUX based RCA(8-bit)</td>
<td>224</td>
<td>32</td>
</tr>
<tr>
<td>Proposed Pass Transistor RCA(8-bit)</td>
<td>112</td>
<td>24</td>
</tr>
<tr>
<td>Proposed 2-T RCA(8-bit)</td>
<td>80</td>
<td>22</td>
</tr>
</tbody>
</table>

The above table is used to compare the full adder designs that have been implemented using various logics. The various parameters such as some transistors and the time taken will be compared.

3. Simulation Results:

Figure 10. MUX based full adder design

Figure 10.1 MUX based full adder output

Figure 11. Pass transistor based full adder design

Figure 11.1 Pass Transistor based full adder output

Figure 12. 2-T full adder design
3. CONCLUSIONS:

In the project work, the full adder design is realized in three different logic styles with the help of MUX based full adder, pass-transistor logic, and 2-T logic. In this project work by using the obtained output for a 1-bit adder, the 8-bit adder has been designed and tested successfully, and the output is displayed. In the future, we will focus on various other logic designs which will provide a further improvement over various parameter and hence resulting in higher level of efficiency. The required logic can be realized within a smaller area when compared to the conventional full adder design. Simulation results show that this proposed full adder achieves better improvement regarding area and time delay when compared with other full adders.

REFERENCES:


