

# Performance Evaluation of Controlled Inverter Using Quantum Dot Cellular Automata (QCA)

Abhisekh Banerjee<sup>1</sup>, Dipak Kumar Mahato<sup>2</sup>, Sayantani Choudhuri<sup>3</sup>, Moumita Dey<sup>4</sup>,  
Ratna Chakraborty<sup>5</sup>

<sup>1,2,3,4</sup>M.Tech student in Microelectronics & VLSI Department of Electronics and Communication Institute of Engineering and Management, Kolkata-700091, W.B, India.

<sup>5</sup>Professor Department of Electronics and Communication Institute of Engineering and Management, Kolkata-700091, W.B, India.

\*\*\*

**Abstract** – Quantum Dot Cellular Automata is one of the emerging field in the branch of nanotechnology which helps to overcome the limitation of conventional transistor based CMOS technology like excessive power dissipation, short channel effects etc. in the nano domain. This paper demonstrates the design and layout of novel controlled inverter using majority gate based on Quantum Dot Cellular Automata with minimum complexity in comparisons to previous designs. The stability of the circuit has been determined by calculating the kink energy. The simulation results are captured and verified using QCA Designer tool.

**Keywords**- QCA, Majority gate, QCA designer.

## 1. INTRODUCTION

Shrinking transistor size has been the major issue to achieve low power dissipation, high device density and high speed in today's technology. But the scaling of transistor in the nano regime suffers several obstacles like excessive power dissipation, short channel effects etc. Quantum Dot Cellular Automata is an approach of computing information with quantum dots as an alternative of CMOS technology. Conventional CMOS based transistor technology transfers information by the change of voltage or current whereas QCA transfers information by changing its polarisation state. Quantum Dot Cellular Automata do not use transistors. A quantum cell is the basic element of QCA. Information is encoded in a QCA cell by changing the charge configuration within a cell. Quantum Dot Cellular Automata is projected as an emerging nanotechnology to build IC's as an alternative of conventional CMOS technology. The advantages of QCA technology includes smaller circuit size, low power dissipation and high speed computing.

## 2. QCA BACKGROUND

### 2.1. QCA Cell

The fundamental unit of QCA is a cell. Each cell contains four quantum dots arranged in a square pattern. Dots are the places where electrons can sit. The quantum dots contain mobile electrons which quantum mechanically

tunnel between dots within a cell but not outside the cell. If a cell is charged with two excess electrons, each try to occupy the furthest possible site with respect to each other due to columbic interaction. Therefore, two different cell states exists. The state of a cell is called its polarisation denoted by P. The state P=-1 is used to represent logic '0' and state P=+1 is used to represent logic '1'. The following fig shows the two possible minimum energy states of a quantum cell.





Fig1. Shows the schematic of a quantum cell.

A Polarisation P is defined by :-

$$P = \frac{(p_1 + p_3) - (p_2 + p_4)}{p_1 + p_2 + p_3 + p_4}$$

### 2.2. Majority Gate

Five QCA cells are required to build a three input majority gate. Two of them are used as input and one is used as a fixed polarisation. By changing the value of polarisation we can build AND or OR gate. The following fig 2 shows the generalised structure of majority gate






Fig 2. Structure of Majority gate

The general expression of majority gate is

$$M(A, B, C) = AB + BC + CA$$




Fig3. (a) 2 input AND gate (b) 2 input OR gate

By assigning the value of C as 0 we can construct a AND gate


$$M(A, B, 0) = A \cdot B$$

By assigning the value of C as 1 we can construct a OR gate.

$$M(A, B, 1) = A + B$$

### 2.3. QCA WIRE

A QCA wire is used to transmit information from one place to another. There are mainly 2 types of QCA wire namely, 45 degree and 90 degree.



Logic '0' Logic '1'  
Fig 4. 45 degree QCA wire




Fig 5. 90 degree QCA wire

### 2.4. QCA Clocking

Clocking is used to push the information from one cell to the next cell. Clocking leads to adjustment of tunnelling barriers between quantum dots for transfer of electrons between dots by application of an appropriate of an appropriate voltage to a cell. There are mainly four types of clocking namely, switch hold release and relax.




Fig6. Clocking of QCA

### 3. IMPLEMENTATION OF CONTROLLED INVERTER

A controlled inverter circuit is implemented using an Ex-OR gate, a logic variable can be complemented or allowed to pass through it unchanged. This is done by using one Ex-OR input as a control input and the other logic variable input. If the input bit is a 0, the output is, 0 XOR 1=1 and if the input is a 1, the output is, 1 XOR 1=0. When the control input is high, output Y=A and when control input is low, output Y=A. Thus, we can say that an Ex-OR gate can be used as a controlled inverter, that is, one of the input can be used to decide whether the signal at the other input will be inverted or not. Here control input is B & logic variable input is A shown in fig 7 & 8.




Fig 7. Schematic of controlled inverter using Ex-OR gate




Fig 8. Layout of controlled inverter

#### 4. COMPARISONS

The table 1 shows the performance and analysis of proposed design with the previous QCA XOR design in terms of the cell count area and latency. The controlled inverter is built using Ex-OR gate having an area of 0.03  $\mu\text{m}^2$ .

	CELL COUNT	AREA ( $\mu\text{m}^2$ )	LATENCY
Conventional Design[4]	74	0.11	1
Conventional Design[5]	67	0.07	2
Proposed Design	31	0.03	0.75

Table 1. Comparisons of QCA XOR gates




Fig 9. Cell comparison




Fig 10. Area Comparison




Fig 11. Latency Comparison

#### 5. QCA DESIGNER TOOL & SIMULATION RESULTS

The proposed circuit in this paper have been verified using the QCA Designer tool with version 2.0.3. The default parameters for the coherence vector mode (Euler mode and Randomize Simulation Order) are:-

- Temperature=1K
- Relaxation Time=1.000000e-015 s
- Time Step=1.000000e-016 s
- Total Simulation time=7.000000e-011 s
- Clock High=9.800000e-022 J
- Clock Low=3.800000e-023 J
- Clock Shift=0.000000e+000
- Clock Amplitude factor=2.000000
- Radius of effect=80.000000 nm
- Relative permittivity=12.900000
- Layer Separation=11.500000 nm

The main window screenshot of QCA Designer with coherence Simulation vector mode is shown in Fig 12.




Fig 12. Main screenshot of QCA Designer

The controlled inverter is built using 31 cells having an area of 0.03  $\mu\text{m}^2$ . The number of cells is proportional to the area. Hence decreasing number of cells is relatively an improvement of area. The simulation results of the proposed controlled inverter are shown below in fig 13:-




Fig 13. Simulation results of controlled inverter

### 6. CALCULATION OF KINK ENERGY

The kink energy is defined as the energy difference between two neighbouring or adjacent cells. Kink energy does not depend upon the temperature variation but depends upon the spacing between two neighbouring cells. To prove the robustness and stability of the design calculation of kink energy is very important. We have calculated the kink energy using the formula:-

$$U = K \frac{Q_1 \times Q_2}{r}$$

Where U is the kink energy,  $Q_1$  &  $Q_2$  are the electronic charges, K is a constant given by  $K = 1/4\pi\epsilon_0\epsilon_r = 9 \times 10^9$  and r is the distance between them.

Therefore,  $U = \frac{23.04 \times 10^{-29}}{r} \text{ J}$

For this calculation, all the cells have been assumed identical and square shaped whose each side having length 18 nm. Interspacing distance between the cells is equal to 2 nm.

The kink energy of the output cells of the controlled inverter is shown in the following fig 14.




Fig 14. Kink energy calculation for output cells.

Calculation of Kink energy for electron 'x'	Calculation of Kink energy for electron 'y'
$U1 = 23.04 \times 10^{-29} / (20 \times 10^{-9})$ $= 1.152 \times 10^{-20} \text{ J}$	$U1 = (23.04 \times 10^{-29}) / (18.11 \times 10^{-9})$ $= 1.27 \times 10^{-20} \text{ J}$
$U2 = (23.04 \times 10^{-29}) / (42.04 \times 10^{-9})$ $= 0.548 \times 10^{-9} \text{ J}$	$U2 = (23.04 \times 10^{-29}) / (26.90 \times 10^{-9})$ $= 0.856 \times 10^{-9} \text{ J}$
$U3 = (23.04 \times 10^{-29}) / (28.28 \times 10^{-9})$ $= 0.814 \times 10^{-9} \text{ J}$	$U3 = (23.04 \times 10^{-29}) / (2.8 \times 10^{-9})$ $= 8.2 \times 10^{-9} \text{ J}$
$U4 = (23.04 \times 10^{-29}) / (53.74 \times 10^{-9})$ $= 0.428 \times 10^{-9} \text{ J}$	$U4 = (23.04 \times 10^{-29}) / (28.28 \times 10^{-9})$ $= 0.8147 \times 10^{-9} \text{ J}$
$U5 = (23.04 \times 10^{-29}) / (28.28 \times 10^{-9})$ $= 0.8147 \times 10^{-9} \text{ J}$	$U5 = (23.04 \times 10^{-29}) / (38.05 \times 10^{-9})$ $= 0.605 \times 10^{-9} \text{ J}$
$U6 = (23.04 \times 10^{-29}) / (38.05 \times 10^{-9})$ $= 0.605 \times 10^{-9} \text{ J}$	$U6 = (23.04 \times 10^{-29}) / (28.28 \times 10^{-9})$ $= 0.814 \times 10^{-9} \text{ J}$
$U_{TOTAL} = 4.361 \times 10^{-9} \text{ J}$	$U_{TOTAL} = 12.5 \times 10^{-9} \text{ J}$

## 7. CONCLUSION

In this paper, we have designed controlled inverter using Ex-OR gate. This is a new approach of designing controlled inverter with lesser QCA cells, less clock delays and reduced area which provides high device density, less hardware complexity and high speed computing. The simulation results have been captured and verified using the QCA Designer tool. The stability of the circuit has clearly been determined by calculating the kink energy.

## 8. REFERENCES

[1]. Razieh Farazkish, "A new quantum-dot cellular automata fault-tolerant full-adder", Journal of Computational Electronics, Springer-Verlag, DOI 10.1007/s10825-015-0668-2

[2]. Firdous Ahmad, Ghulam Mohiuddin Bhat, Peer Zahoor Ahmad, "Novel Adder Circuit Based on Quantum Dot cellular automata(QCA). Circuits and Systems, Volume5, page 142-152, 2014 <http://dx.doi.org/10.4236/cs.2014.56016>.

[3]. Heumpil Cho, Earl E. Swartzlander, "Adder and Multiplier Design in Quantum Dot Cellular Automata", IEEE Transaction on Computers, 58, 721-727, 2009.

[4]. Subhashee Basu, "Realization of XOR and XNOR Gates Using QCA Basic Gates", International journal of vlsi and embedded systems, Vol No 5, Article no-10473, 2014.

[5]. S. Angizi, E. Alkaldy, N. Bagherzadeh and K. Navi, "Novel Robust Single Layer Wire Crossing Approach for Exclusive OR Sum of Products Logic Design with Quantum -Dot Cellular Automata," Journal of Low Power Electronics, vol.10, pp.256- 271, 2014.

[6]. T. Mohammad, "A New Architecture for T Flip Flop using Quantum Dot Cellular Automata", IEEE, 2011.

[7]. Heumpil Cho, Earl E. Swartzlander, "Adder and Multiplier Design in Quantum Dot Cellular Automata", IEEE Transaction on Computers, 58, 721-727, 2009.

[8]. M. Ottavi, V. Vankamamidi, F. Lombardi, Clocking and cell placement for QCA, in: Proceedings of the IEEE Nanotechnology Conference, pp 343-346, 2006.

[9]. R. Companio, L. Molenkamp and D. J. Paul, Technology Roadmap for Nano electronics, 2000.

[10]. A.O. Orlov, I. Amlani, G.H. Bernstein, C.S. Lent, G.L. Snider, "Realization of a Functional Cell for Quantum-Dot Cellular Automata", Science, Vol 277, pp 928-930, 1997.

[11]. C. S. Lent, and P. D. Tougaw, "A device architecture for computing with quantum dots", Proceedings of the IEEE, Vol. 85, No. 4, pp. 541- 557, 1997.

[12]. P. D. Tougaw, C. S. Lent, "Logical devices implemented using quantum cellular automata". Journal of Applied Physics 75(3):1818-1825, Year 1994.