Implementation of FPGA Based Image Processing Algorithm Using Xilinx System Generator

Deepesh Prakash Guragain¹, Pramod Ghimire², Kapil Budhathoki³


Abstract – This paper provides the method of image processing using Xilinx System Generator. Xilinx System Generator has necessary libraries to assist various types of algorithms. It is integrated with Matlab Simulink environment in this work. Model based design approach is used to implement various kinds of image processing algorithms. Hardware co-simulation is done to verify the results. The different image processing algorithms for RGB to gray scale, algorithm for image negatives, image enhancement, background subtraction, thresholding, erosion, dilation and masking are implemented using available System Generator blocks.

Key Words: Image Processing, Xilinx System Generator, Field Programmable Gate Array (FPGA), DSP, Matlab

1. Introduction

Image processing has wide applications from medical image processing to computer vision, digital photography, satellite imaging, digital encryption and decryption. The quality of image is considerably increased by image processing algorithms, which helps lot in medical imaging, surveillance and robotics application for target identification and tracking [1].

The need to process the image in real time is time consuming and leads to the only method of implementing the algorithm at hardware level. With FPGA implementations, the logic required by an application is implemented by building separate hardware for each function. Also FPGAs are inherently parallel; this gives the speed to those real time applications while retaining the programmable flexibility of software at a relatively low cost. This paper aims to implement image processing algorithms using Xilinx System Generator. The hardware implementation of the algorithms on FPGAs is done using model based design approach.

1.1 Xilinx System Generator

The Xilinx’s Generator is a System-level modeling tool from Xilinx that facilitates FPGA hardware design. It extends Simulink in many ways to provide a modeling environment well suited for hardware design. The software automatically converts the high level System DSP block diagram to RTL. The result can be synthesized to Xilinx’s FPGA technology using ISE tools, all of the downstream FPGA implementation steps including synthesis place and route are automatically performed to generate an FPGA programming file. System Generator automates the design process, debugs, implement and verifies the Xilinx-based FPGAs. It provides a high speed HDL co-simulation interfaces which give up to a 1000x simulation performance increase. System Generator also supports a black box block that allows RTL to be imported into Simulink and co-simulated with either Modelsim or Xilinx ISE simulator [2].

1.2 Design flow for image processing using Xilinx System Generator

The algorithms are developed and models are built using library provided by Xilinx Blockset. These models are simulated in Matlab/Simulink environment. The reflected result is viewed on a video viewer. The results obtained from System Generator are configured for suitable FPGA implementation. The behavioral model is verified, synthesized and implemented on FPGA. The Xilinx System Generator itself has the feature of generating user constraints file (.ucf), test bench and test vectors for testing architecture.
2. Interfacing with System Generator Design

The Simulink environment uses a “double” to represent number in a simulation. A double is a 64 bit 2’s complement floating point number. Since this number system consumes lot of resources and is not efficient for FPGAs. The Xilinx blocksets uses n-bit fixed point numbers, thus a conversion is required when Xilinx blocks communicate with Simulink blocks [2]. Gateway In, Gateway Out, and Sampling are used during this conversion.

3. Methodology of implementation of image processing in hardware

All required hardware algorithms are implemented in between image pre-processing and image post-processing as depicted in Fig-2. Image source, image viewer, Image Pre-Processing and Image Post-Processing units are common for the entire image processing applications and they are implemented in Simulink.

4. Image Pre-Processing Unit

Image pre-processing in Matlab helps in providing input to FPGA as specific test vector array which is suitable for FPGA bit stream compilation using System Generator [3].

5. Image Post-Processing Unit

Image post-processing helps in recreating image from 1-D array. It consists of four blocks: Data Type Conversion, Buffer, Convert 1-D to 2-D, and video viewer. The first block converts image signal to unsigned integer format. Second block converts scalar samples to frame output at lower sampling rate. Third block converts 1-D image signal to 2-D image matrix. The last block is used to display the output image back on the monitor. Fig-4 depicts the Image Post-processing steps in block diagram form.

5.1: Algorithm for gray scale conversion

To minimize the processing time, color images are converted into grayscale level according to the color of each pixel that contains red(R), green (G), and blue (B) [4],[5]. The RGB image is converted to a grayscale image according to the following equation.

\[ Y = 0.3R + 0.59G + 0.11B \]

Fig-5 shows the algorithm in block diagram form.
5.2 Algorithm for gray scale image negative

Negative image is obtained by simply inverting the image matrix. Such produced image looks like the negative of the film. In Matlab, this is obtained by inverting the image source with NOT gate or by using Addsub block, subtracting one input by constant 255. Both the Addsub and NOT gate is available in Xilinx System Generator library which make steps simpler to use. The algorithm used is shown in Fig-8.

5.3 Algorithm for image enhancement

Image enhancement improves the interpretability or perception of information in images for human viewers [6],[7],[8]. Fig-11 shows the result obtained.

5.4 Algorithm for Image contrast stretching

Grayscale image is stretched according to the equation.

\[
\text{New}_\text{pixel} = 3(\text{old pixel} - 127) + 112
\]

where, New_pixel is its result after the transformation.
5.5 Algorithm for Image Thresholding

Thresholding an image is the method of replacing each pixel in an image with a black pixel if the image intensity is less than some fixed constant value or white pixel if the image intensity is greater than that constant [9],[10]. Fig-14 shows the basic block diagram of thresholding while Fig-15 depicts the result that we implemented in the FPGA.

5.6 Background subtraction

We use simple Addsub block to get the image of interest as shown in Fig-16 with the result that we obtained in Fig-17.

5.7 Erosion

In erosion, an object pixel is kept only if the structuring elements fit completely within the object; the output is considered as object pixel only if all of the inputs are one thus erosion is logical AND of the pixel within the window. The object size reduces because of erosion. Fig-18 and Fig-19 shows the block diagram form of the implementation of the erosion and the hardware implementation result.
Fig -19: Result obtained from erosion

5.7 Dilation

With dilation, each pixel is replaced by the shape of the structure element within the output image. Fig-20 and Fig-21 indicates the block diagram of the dilation operation and the output that we obtained from the hardware implementation.

Fig -20: Algorithm for dilation

Fig -21: Result obtained from Dilation algorithm

5.8 Algorithm for Edge detection

Edge detection is filtering and masking operation with suitable filter mask. Xilinx 5×5 filter provides coefficient for an Edge, Sobel X, Sobel Y, Sobel X-Y, Blur, Smooth, Sharpen, Gaussian filtering. For Filtering operation, the delay is created by 5×5 filter block to avoid this error since the System Generator has to be clocked 5 times faster than the normal clock. Fig-22 and Fig-23 demonstrates the block diagram and the FPGA output results.

Fig -22: Algorithm for Edge detection for Grayscale Image.

Fig -23: Result obtained from Edge detection

5.9 Masking

Masking is commonly used to select a region of an image to process, while ignoring irrelevant region within the image. The choice to use AND or OR depends on the desired level for background. ANDing with zero will result in black background, while ORing with one will make white background. Fig-24 shows algorithm for masking while Fig-25 shows its output.

Fig -24: Masking with setting of the background to black or white.
6. Hardware/Software Co-Simulation in System Generator

System generator provides hardware co-simulation making it possible to incorporate a design running on an FPGA directly into Simulink simulation. When the system design is simulated in Simulink, result for the compiled portion are calculated in actual FPGA hardware, often resulting in significantly faster simulation time while verifying the functional correctness of the hardware.

7. Conclusions

Xilinx System Generator is integrated with Matlab Simulink for the real time image processing algorithms. Hardware co-simulation is used during the FPGA verification.

REFERENCES


