

FPGA based implementation of Cascaded H-Bridge Five Level Inverter

Mr. Amarsinha Ranaware¹, Prof. S. R. Jagtap²

¹PG student, RIT Sakharale ²Associate Professor, E&TC Dept., RIT Sakharale (MS), India ***

Abstract – This paper presents Single phase cascaded H-bridge five level inverter. The simulation is done by using Matlab-Simulink which gives five level output. The control signals for this H-Bridge multilevel inverter are implemented by using FPGA controller based on PWM signal i.e. modulation technique and digital technique. The advantage of multilevel Inverter is 1-lower voltage stress, 2-higher efficiency 3-lower electromagnetic interference. FPGA is used for the hardware implementation. The reason is 1- its high computation speed that can ensure the accuracy of the instants that gating signals are generated. A Multilevel inverter achieves High power rating and improves performance of the system. As numbers of steps or levels are increased the output is reaches to near sine wave. Thus results in low harmonics.

Key Words: Single phase, Cascaded H-Bridge multilevel inverter, Matlab-Simulink, Pulse width modulation, FPGA

1. INTRODUCTION

Multilevel inverters are advantageous over conventional inverter because they have capability to reduce lower order harmonics in order to improve efficiency and performance by increasing the number of levels. Multilevel inverters attracts attention of everyone because of better harmonic performance, increased power ratings, and optimized electromagnetic interference (EMI) that can be possible by using multiple DC voltage levels used for generating output voltage waveform.

Multilevel inverters having following topologies such as i) Diode Clamped, ii) Flying Capacitors, and iii) Cascaded H-bridge. The advantages of H-bridge inverter over other technologies are it eliminates the excessively large number of (i) bulky transformers required by conventional multilevel inverters, (ii) clamping diodes required by multilevel diode clamped inverters, and (iii) flying capacitors required by multilevel flying - capacitor inverter. These are the drawbacks of the topologies.

For generating the PWM signals Microcontroller is also used. But Microcontroller requires lots of hierarchical rules results in complex programming. FPGA are used for relatively simpler operations but higher processing speed in comparison to microcontrollers. Field Programmable Gate Array (FPGA) offers the most preferred way of designing PWM Generator for power applications. FPGA is nothing but the interconnection between different logic blocks. FPGA also support modification as per requirement. This feature of reprogramming capability of FPGA makes it suitable to make the design using FPGA.

This paper presents a multilevel PWM inverter having five level output voltage. MATLAB-Simulink is used for simulation of the model and Xilinx Web Pack software is used to generate PWM pattern. The final design is implemented on Xilinx FPGA (XC3S400PQ208) from Spartan 3.

2. BLOCK DIAGRAM

The Block diagram of the system is shown below.



Fig. Block Diagram of Multilevel Inverter

The diagram consists of PWM Generator used for generating pulses. These pulses are download into FPGA kit for implementation.

2. CIRCUIT DIAGRAM

The circuit diagram of the system is shown below. It consists of dc voltage source connected to two capacitors as shown. They act as energy tank for the Inverter. The cascaded H-Bridge consist of 4 switches (i.e. MOSFET's) S1, S2, S3 and S4 as shown and two bidirectional switches S5 and S6. The main function of these two switches is to control flow of current.

The PWM pattern generated in the inverter such that the inverter producing output voltage with three levels (0 V, + Vdc / 2 and - Vdc / 2 respectively) at modulation index (Ma \leq 0.5) and five levels (0 V, + Vdc / 2, Vdc, 0V, - Vdc / 2, and -Vdc respectively) at modulation index (Ma > 0.5).

If we considering the modulation index Ma is greater than





Fig. Circuit diagram of the system

0.5, the system produces Five voltage levels such as 0 V, + Vdc / 2, Vdc, - Vdc / 2 and -Vdc.

The output voltages produced by the circuit is depends on switching sequence is mentioned in below table

Switch ON Position	Va	Vb	Voltage at Load
S3, S4	0	0	0
S4, S6	+Vdc/2	0	+Vdc/2
S1, S4	+Vdc	0	+Vdc
S4, S6	+Vdc/2	0	+Vdc/2
S3,S4	0	0	0
S2, S5	0	Vdc/2	-Vdc/2
S2, S3	0	Vdc	-Vdc
S2, S5	0	Vdc/2	-Vdc/2
S3,S4	0	0	0

Table -1: Switching sequence	used for generating the
output	t

The above table shows in which way sequences are used to generate different voltages across load. If sequence pattern was interchanged then disturbances are occurred at the output.

The Matlab-Simulink simulation done and results are obtained as shown





Fig. Simulink Model of the system

L



Fig. Simulation Result of Multilevel Inverter

After Simulation FPGA programming is done. The control algorithm of the system is digitally implemented by using FPGA kit. All switches are operated by using pulses that are generated in programming. The waveforms are shown below



Fig. Waveform of single phase multilevel inverter using XILINX FPGA at Ma < 0.5

The generated pulses are then downloaded in FPGA device. And result will obtained on CRO.



Fig. Waveform of single phase multilevel inverter using XILINX FPGA at Ma ≥ 0.5

3. CONCLUSIONS

The multilevel inverter is firstly simulated by using Matlab-Simulink. After verifying the Simulation Result, FPGA programming is done. In this programming pulses are generated to on the switches as per switching sequence.

REFERENCES

- S. Mekhilef and A. Masaoud, "Xilinx FPGA Based Multilevel PWM Single Phase Inverter", Vol.1, No 2 December 2006 pp 40-45© 2006 Engineering e-Transaction, University of Malaya
- [2] Tamer H. Abdel hamid "Reduced PWM Harmonic Distortion for a New Topology of Multilevel Inverters", Asian Power Electronics Journal, Vol. 1, No. 1, Aug 2007
- [3] Karuppanan P and Kamala Kanta Mahapatra, "FPGA based Cascaded Multilevel Pulse Width Modulation for Single Phase Inverter".
- [4] Wahidah Abd. Halim and Nasrudin Abd. Rahim, "FPGA-

Based Pulse-Width Modulation Control For Single-Phase Multilevel Inverter", 2011 IEEE First Conference on Clean Energy and Technology CET