

RCU comprises of four 4:2 multiplexers MUX1, MUX2, MUX3 and MUX4, carry save adder, configuration register, multiplier and carry save adder tree. The adder is a carry save adder, so that unwanted delays due to carry propagation can also be avoided. The multiplier is a sum to modified booth multiplier[2]

Configuration register is controlled by a 16-bit control word. For each control word the register generates appropriate 4-bit control signal. The control signal properly controls the multiplexers and generates alternative execution paths. The multiplexer MUX0 and the MUX3 determines whether an addition or a subtraction is required. MUX2 and MUX4 do selection. Different functions that generated using RCU is called as templates. Template library is as on table 1.

Table -1: Library of templates

Control Word	CL3 CL2 CL1 CL0	Functions
100	0000	$(X^*+Y^*)A+(X^*+Y^*)$
101	0001	$(X^*-Y^*)A+(X^*-Y^*)$
102	0010	$K^*A+(X^*+Y^*)$
103	0011	$K^*A+(X^*-Y^*)$
104	0100	$(X^*+Y^*)A+K^*$
105	0101	$(X^*-Y^*)A+K^*$
106	0110	K^*A+K^*
107	0111	K^*A+K^*
108	1000	$(X^*+Y^*)A-(X^*+Y^*)$
109	1001	$(X^*-Y^*)A-(X^*-Y^*)$
110	1010	$K^*A-(X^*+Y^*)$
111	1011	$K^*A-(X^*-Y^*)$
112	1100	$(X^*+Y^*)A-K^*$
113	1101	$(X^*-Y^*)A-K^*$
114	1110	K^*A-K^*

3. PROPOSED SYSTEM

Here proposing a high performance architectural scheme for a multirate processor based on this RCU. Here input is

filtered and then passed through a fractional rate converter. The structure of the system is as shown in the Fig -2.




Fig -2: Multi Rate Processor

This system consists of a register, FIR and a fractional rate converter. Input is fed directly to the system. Input can be passed through low pass filter, high pass filter, band pass filter and band reject filter depending upon the control word that is given to the register. This filtered output undergoes fractional rate conversion at the desired rate.

3.1 Register

The register is controlled by the 16-bit control word 'word_filter'. The register stores the gain values for the different filtering actions. According to the 'word_filter', the required set of gain values is passed to the next section. As FPGAs process only binary data, floating point gain values are digitalized (8-bit integer + 8-bit decimal) and stored in the register. The register organization is shown in figure 4.2.




Fig -3: Register Organisation

3.2 FIR

The FIR section is designed using a number of RCUs. FIR is generated from the templates library of RCU. Each RCU is controlled by a control word in order to generate the required templates. The templates generated by each RCU are properly combined to get an efficient and reconfigurable FIR. As the datapath is also programmed, alterations can be done easily. The order of the system can be changed easily, and we can incorporate additional elements etc.

Here, it is an FIR using the RCU. Likewise lot of DSP functions like FFT, DCT etc can also be generated out of this RCU. Also here the template library consists of fourteen functions. By making small alterations in the basic structure of RCU, the template number can be increased. Thus more and more efficient and reconfigurable DSP functions can be generated out of this RCU. So the application of this RCU in DSP is very large.

3.3 Fractional Rate Converter

This section consists of an up sampler and a down sampler. The input to this section undergoes both upsampling and down sampling. Sampling rate can be controlled by a 16-bit control word 'Rate'. As per the current structure of the system, rate can only be 2, 4 and 8. This is a reconfigurable system, so by small alteration rate can be expandable.

Up-sampling is the process of increasing the sampling frequency. Usually upsampling is done before digital to analog conversion in order to relax the requirements of the analog low pass antialiasing filter. This technique is used in audio CD. . Opposite to upsampling ,downsampling is the process of decreasing the sampling rate. Downsampling is done to decrease the bit rate when transmitting over a limited bandwidth. Various systems in digital audio signal processing often operate at different sampling rates. The connection of such systems requires a conversion of sampling rate. The system that satisfies this requirement is called as Multi Rate Processor.

4. RESULTS

Simulation results are given below. Coding was done using Verilog HDL (Hardware Description Language). The simulation was done in Xilinx ISE Vivado Design Suite 14.2.

4.1 RCU

Fig 4 shows the simulation result of RCU. It shows the output corresponds to the different control signals. 'inp' represents the 16 bit control word. DSPans represents the output.




Fig -4: Simulation result of RCU

4.2 Proposed System

Simulation result of multi rate processor is as shown in the Fig -5. Here the signals clk and rst represents clock and reset respectively. 'Y' is filtered output, Y_UP is upsampled output and 'Y_DWN' is down sampled output.




Fig -5: Simulation result of multi rate processor

4.3 Timing Simulation

Timing simulation is done to calculate the path delays as well as to check whether the system meets setup and hold time constraints. Apart from the input and output, several intermediate signals are shown in the waveform which results due to the interconnections made on the FPGA during place and route process of implementation. These additional signals also have contribution to total delay.

The FIR is designed in two ways. One based on RCU. Other one based on Bough Wooley Multiplier (BWM). The timing simulation of FIR using these two different method is shown below. Fig -6 shows timing simulation of RCU based FIR and Fig -7 shows the Timing simulation of BWM-adder based FIR. In figure, the vertical yellow lines indicate the time taken for the output to change after the application of input.




Fig -6: Timing simulation of RCU based FIR




Fig -7: Timing simulation of BWM-adder based FIR

4.4 Performance Analysis

Compared the performance of FIR designed using RCU and an FIR designed using Bough Wooley multiplier (BWM) and adder. Then it is found that the delay of RCU based FIR as 3ns and that of other as 16ns. The power consumption of both systems is found to be same, .321W. Thus proved that RCU based architecture is reconfigurable as well as faster.

Table -2: Performance analysis

FIR	Delay	Power
RCU	3ns	.321 W
BWM	17ns	.321 W




Fig -8: Performance analysis in chart

5. CONCLUSIONS

As most of the high end application domains are DSP based, the efficient implementation of computationally intensive DSP functions is very important. An ALU for DSP functions called reconfigurable computation unit (RCU) has been implemented. The RCU is faster as well as reconfigurable/flexible one. A multirate processor based on this RCU has been developed. By maintaining same power consumption, it is found that the system based on RCU is faster than system based on other techniques. By proper designing lot of faster and reconfigurable DSP functions can be generated using this RCU. The application of this RCU is very large in DSP.

REFERENCES

[1]Kostas Tsoumanis, Sotirios Xydis, Georgios Zervakis, and Kiamal Pekmestzi” Flexible DSP Accelerator Architecture Exploiting Carry-Save Arithmetic” IEEE Trans. on very large scale integration (VLSI) systems, vol. 24, no. 1, January 2016

[2]Kostas Tsoumanis, Student Member, IEEE, Sotiris Xydis, Constantinos Efstathiou, Nikos Moschopoulos, and Kiamal Pekmestzi”An Optimized Modified Booth Recoder for Efficient Design of the Add-Multiply Operator” IEEE transactions on circuits and systems—i: regular papers, vol. 61, no. 4, April 2014

[3]Sotiris Xydis, Isidoros Sideris, George Economakos and Kiamal Pekmestzi” A flexible architecture for dsp applications combining high performance arithmetic with

small scale configurability” 16thEuropean Signal Processing Conference,Lausanne, Switzerland, August 25-29, 2008, copyright by EURASIP

[4]P. Stelling, V. Oklobdzija, “Implementing Multiply-Accumulate Operation in Multiplication Time,” in proceedings of 13th IEEE Symposium on Computer Arithmetic, 1997, p. 99.

[5]Yuyun Liao, D.B. Roberts, “A High-Performance and Low-Power 32-bit Multiply-Accumulate Unit with Single-Instruction-Multiple-Data (SIMD) Feature,” Solid-State Circuits IEEE Journal, vol. 37, no. 7, pp. 926-931, July 2002.

[6]S. Xydis, G. Economakos, and K. Pekmestzi, “Designing coarse-grain reconfigurable architectures by inlining flexibility into custom arithmetic data-paths,” Integr., VLSI], vol. 42, no. 4, pp. 486-503, Sep. 2009.

[7] S. Xydis, G. Economakos, D. Soudris, and K. Pekmestzi, “High performance and area efficient flexible DSP datapath synthesis,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 3, pp. 429-442, Mar. 2011.

[8]Hosangadi, F.Fallah, and R.Kastner, “Optimizing high speed arithmetic circuits using three-term extraction” in Proc. Design, Autom. Test Eur. (DATE), vol. 1. ,pp. 1-6.