

# VLSI DESIGN FOR CONVOLUTIVE BLIND SOURCE SEPARATION

Ramya K<sup>1</sup>, Rohini A B<sup>2</sup>, Apoorva<sup>3</sup>, Lavanya M R<sup>4</sup>, Vishwanath A N<sup>5</sup>

<sup>1</sup>*Asst. professor, Dept. Of ECE, BGS Institution of Technology, Karnataka, India*

<sup>2,3,4,5</sup>*UG Students, Dept. Of ECE, BGS Institute of Technology, Karnataka, India*

\*\*\*

**ABSTRACT-** This will presents an efficient Very Large Scale Integration (VLSI) design for Convolutional Blind Source Separation (CBSS). Information maximization (Infomax) approach is adopted for CBSS network. CBSS chip design mainly includes Infomax filtering modules and scaling factor computation modules. In an Infomax filtering module, filtering of input samples are done by Infomax filter with the weights updated by Infomax driven stochastic learning rules. And for scaling factor computation module all operations are implemented by the circuit design based on a piecewise-linear approximation scheme. An efficient and high performance and less delayed blind source separation technique is described.

**Key Words-** Convolutional Blind Source Separation (CBSS), Infomax, Scaling factor.

## 1. INTRODUCTION

Blind source separation is a kind of a filtering process used to separate different sources from the mixed signals in which most of the information about sources and mixed signals is not known. This restriction makes the blind source separation a challenging task. Blind source separation becomes a very important research topics in a lot of fields such as audio signal processing, biomedical signal processing, communication systems and image processing. Simple version of mixing process is one in which without filtering effect instantaneous mixing occurs. Convolutional mixing process should be done for the audio source passing through a filtering environment before arriving at the microphones and in order to recover the original audio source convolutional blind source separation should be done.

One of the conventional methods is Independent component analysis (ICA) which is used to solve the CBSS problem. Major drawback of software implementation using this technique is often highly computational intensive and more time consuming process. Providing hardware solutions for ICA-based blind source separation has drawn considerable attention because of the hardware solution achieves optimal parallelism. An analog BSS chip can be designed using above-and-sub threshold CMOS circuit techniques which integrates an i/o interface of analog, weight coefficients and adoption blocks.

## 2. PROPOSED VLSI BLIND SOURCE SEPARATOR

The proposed CBSS system is shown in the FIG.2. The CBSS chip mainly consists of two functional cores: Infomax filtering module and scaling factor computation module. Additionally, the Infomax filtering outputs are added with the help of two small carry-save adders (CSAs). The current prototype chip is used for two sources and two sensors by utilizing four Infomax filtering modules along with two scaling factor computation modules.




FIG.2 : The block diagram of a proposed CBSS system.

### 3. INFOMAX FILTERING MODULE

The Infomax filtering module for the proposed system is shown in fig.3. In the fig. 1, the CBSS separation network contains four causal FIR filters. These filters are adaptive because stochastic learning rules which are derived from the Infomax approach will alter the tap coefficients and are thus referred to herein as the Infomax adaptive filter or the Infomax filter. The Infomax filtering module is exemplified with six taps. In the Infomax filtering module, an input sample passes through lower and upper register chains. These samples are multiplied with filter weights and scaling factors, respectively. The multiplication results of all of the taps are accumulated by a two-stage summation. The first stage adopts carry lookahead adders to generate the intermediate addition results for multiplication of every two successive taps. The above intermediate addition results are summed up by using a carry save addition scheme. A CSA(carry save adder) can accept more than two data inputs.




FIG.3: Infomax filtering module.

#### 4. SCALING FACTOR COMPUTATION MODULE




FIG.4 : SCALING FACTOR COMPUTATION MODULE

Fig.4 describes the proposed circuit for the scaling factor computation module. The linear equation evaluation with input  $u_i(t)$  and  $a_i$  and  $b_i$  are equation parameters and are implemented using a multiplier and an adder. In order to choose corresponding  $a_i$  and  $b_i$ , a line segment has to be selected by two multipliers. The scaling factor is calculated by using the formula  $s(t) = 1 - 2y(t)$ , where  $y(t) = (1 + e^{-u(t)})^{-1}$ . If  $y(t)$  is known,  $-2y(t)$  can be generated first using 2's complement and a left shift to  $y(t)$ . The scaling factor  $s(t)$  is then obtained by adding  $-2y(t)$  and one. The above procedure is simple. The scaling factor commutation is approximated directly rather than performing logistic sigmoid computation first and then calculating  $1 - 2y(t)$ . The target function to be approximated by linear piecewise scheme is




FIG.5 : Five line segment approximation to the scaling factor computation.

According to our numerical analysis, five line segments are sufficient to approximate with a negligible error. Let  $ls_i$ ,  $i = 1, 2, \dots, 5$  denote the  $i$ th line segment, and  $c_i$  represent the connected point between two consecutive line segments.

To implement the line-segment approximation, the circuit design for scaling factor computation is to calculate single variable linear equations. For the equation of  $ls_i$  which corresponding to  $m_i(n) = a_i n + b_i$ ,  $i = 1, 2, \dots, 5$ , where  $n = u_i(t)$ . As the slopes of  $ls_1$  and  $ls_5$  are the same, these two line segments share the equation parameters  $a_1$ . In the same manner, line segments  $ls_2$  and  $ls_4$  share the equation parameters  $a_2$ . Furthermore, according to the symmetry in Fig. 5, the bias used for line segment  $ls_5$ , e.g.,  $-b_1$ , is the negative of the bias  $b_1$  used for line segment  $ls_1$ . In addition, line segments  $ls_4$  and  $ls_2$  use biases  $-b_2$  and  $b_2$ , respectively. As for the  $d^{0}_{ij}(t)$ , this study designs a D-term unit to execute  $d_{ij}(t) = \text{cofactor}(w_{ij})(\det \mathbf{W}^0)^{-1}$ . The architecture of the D-term unit is shown in Fig. 6. The D-term unit consists of a determinant circuit to find





FIG.6: Architecture of a D-term unit.

Or to obtain the  $\det \mathbf{W}^0$  and in order to generate the inverse of  $\det \mathbf{W}^0$ , lookup table is used. Since  $\mathbf{W}$  is a  $2 \times 2$  matrix, the cofactors( $w_{ij}$ ) are  $w_{22}$ ,  $-w_{21}$ ,  $-w_{12}$ , and  $w_{11}$ , which are multiplied by  $(\det \mathbf{W}^0)^{-1}$  in parallel using four multipliers.

## 5. SIMULATION WAVEFORM



## 6. CONCLUSION

An efficient VLSI architecture design for CBSS with less delay has been presented in this paper. The architecture mainly consists of Infomax filtering modules and scaling factor computation modules and a D-term. CBSS separation network derived from the Infomax approach. The proposed system has high performance and has less delay as compared with the other existing system. By the usage of vedic multiplier in Infomax filter increases the speed as well as performance of the proposed system.

## 7. REFERENCES

[1] G. Zhou, Z. Yang, S. Xie, and J. M. Yang, "Online blind source separation using incremental nonnegative matrix factorization with volume constraint," *IEEE Trans. Neural Netw.*, vol. 22, no. 4, pp. 550–560, Apr. 2011.

[2] M. Li, Y. Liu, G. Feng, Z. Zhou, and D. Hu, "OI and fMRI signal separation using both temporal and spatial autocorrelations," *IEEE Trans. Biomed. Eng.*, vol. 57, no. 8, pp. 1917–1926, Aug. 2010.

[3] A. Tonazzini, I. Gerace, and F. Martinelli, "Multichannel blind separation and deconvolution of images for document analysis," *IEEE Trans. Image Process.*, vol. 19, no. 4, pp. 912–925, Apr. 2010.

[4] H. L. N. Thi and C. Jutte, "Blind source separation for convolutive mixtures," *Signal Process.*, vol. 45, no. 2, pp. 209–229, Aug. 1995.

[5] A. J. Bell and T. J. Sejnowski, "Blind separation and blind deconvolution: An information-theoretic approach," in *Proc. Int. Conf. Acoust., Speech, Signal Process.*, May 1995, vol. 5, pp. 3415–3418.

[6] A. Hyvärinen and E. Oja, "Independent component analysis: Algorithms and applications," *Neural Netw.*, vol. 13, no. 4/5, pp. 411–430, May/June 2000.

[7] M. H. Cohen and A. G. Andreou, "Analog CMOS integration and experimentation with an autoadaptive independent component analyzer," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 42, no. 2, pp. 65–77, Feb. 1995.

- [8] K. S. Cho and S. Y. Lee, "Implementation of InfoMax ICA algorithm with analog CMOS circuits," in *Proc. Int. Workshop Independent Compon. Anal. Blind Signal Separation*, Dec. 2001, pp. 70–73.
- [9] Z. Li and Q. Lin, "FPGA implementation of Infomax BSS algorithm with fixed-point number representation," in *Proc. Int. Conf. Neural Netw. Brain*, 2005, vol. 2, pp. 889–892.
- [10] H. Du and H. Qi, "An FPGA implementation of parallel ICA for dimensionality reduction in hyperspectral images," in *Proc. IEEE Int. Geosci. Remote Sens. Symp.*, Sep. 2004, pp. 3257–3260.
- [11] M. Ounas, R. Touhami, and M. C. E. Yagoub, "Low cost architecture of digital circuit for FPGA implementation based ICA training algorithm of blind signal separation," in *Proc. Int. Symp. Signals, Syst. Electron.*, 2007, pp. 135–138.
- [12] K. K. Shyu, M. H. Lee, Y. T. Wu, and P. L. Lee, "Implementation of pipelined FastICA on FPGA for real-time blind source separation," *IEEE Trans. Neural Netw.*, vol. 19, no. 6, pp. 958–970, Jun. 2008.
- [13] A. Acharyya, K. Maharatna, J. Sun, B. M. Al-Hashimi, and S. R. Gunn, "Hardware efficient fixed-point VLSI architecture for 2D Kurtotic FastICA," in *Proc. Eur. Conf. Circuit Theory Des.*, Aug. 23–27, 2009, pp. 165–168.
- [14] C. K. Chen *et al.*, "A low power independent component analysis processor in 90 nm CMOS technology for portable EEG signal processing systems," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 15–18, 2011, pp. 801–804.
- [15] H. Qi and X. Wang, "Comparative study of VLSI solutions to independent component analysis," *IEEE Trans. Ind. Electron.*, vol. 54, no. 1, pp. 548–558, Feb. 2007.
- [16] K. Torkkola, "Blind separation of convolved sources based on information maximization," in *Proc. IEEE Signal Process. Soc. Workshop*, Sep. 1996, pp. 423–432.
- [17] C. Jutten and J. Herault, "Blind separation of sources—Part I: An adaptive algorithm based on neuromimetic architecture," *Signal Process.*, vol. 24, no. 1, pp. 1–10, Jul. 1991.
- [18] J. F. Cardoso, "Infomax and maximum likelihood for blind source separation," *IEEE Signal Process. Lett.*, vol. 4, no. 4, pp. 112–114, Apr. 1997.
- [19] A. J. Bell and T. J. Sejnowski, "An information-maximization approach to blind separation and blind deconvolution," *Neural Comput.*, vol. 7, pp. 1129–1159, Nov. 1995.
- [20] M. S. Pedersen, J. Larsen, U. Kjems, and L. C. Parra, "A survey of convolutive blind source separation methods," in *Handbook of Speech Processing*. New York, NY, USA: Springer-Verlag, 2007.
- [21] L. D. Van and W. S. Feng, "An efficient systolic architecture for the DLMS adaptive filter and its applications," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 48, no. 4, pp. 359–366, Apr. 2001.
- [22] G. Long, F. Ling, and J. G. Proakis, "The LMS algorithm with delayed coefficient adaptation," *IEEE Trans. Acoust., Speech, Signal Process.*, vol. 37, no. 9, pp. 1397–1405, Sep. 1989.
- [23] C. Alippi and G. Storti-Gajani, "Simple approximation of sigmoidal functions: Realistic design of digital networks capable of learning," in *Proc. IEEE Int. Symp. Circuits Syst.*, 1991, pp. 1505–1508.
- [24] D. J. Myers and R. A. Hutchinson, "Efficient implementation of piecewise linear activation function for digital VLSI neural networks," *Electron. Lett.*, vol. 25, no. 24, pp. 1662–1663, Nov. 1989.

## BIOGRAPHIES:



UG Student, Dept. Of ECE, BGS Institute Of Technology, Karnataka, India.