An Efficient Real-Time Controller for Retrieving Multimedia Data from Secured Digital High Capacity Card

Sekata Olika Abdenaa1, Dr. Vasu Pinnti2

1Dean, College of Engineering, Wolaita Sodo University, Sodo, Ethiopia
2Associate Professor, ECE Dept, College of Engineering, Wolaita Sodo University, Sodo, Ethiopia

Abstract - Real-time multimedia data access plays an important role in electronic systems; as time goes by, with decrease in data processing speed and increase in communication time, storage time, access time, and the overall response time increases for real-time applications. Therefore, in our paper, a fast and efficient real-time controller has been proposed and implemented where large volume of multimedia data can be efficiently and effectively stored and retrieved from flash memory cards. It is being implemented only using hardware description language (HDL) on a field programmable gate array (FPGA) chip without using any other external hardware resources or high-level languages. The entire controller architecture, in a single chip, contains 5 variant modules and is designed and developed using finite state machine (FSM)-based approach. The modules are Card Initialization Module (CIM), Idle Module (IM), card Access module (CAM), card store module (CSM), and decision making module (DMM). The experimental results tested for microSD, and SDHC cards of different size, and these show that the architecture uses less hardware and clock cycles for card initialization and single/multiblock read/write procedure.

Key Words: multimedia, Real-time controller, card initialization, decision making.

1. INTRODUCTION

The flash-based storage device, introduced by Toshiba in 1984, is basically a non-volatile memory and used whenever a shock resistance is the key requirement of any application [1]. The Secured Digital High Capacity (SDHC) card is mainly designed to meet certain requirements such as security, capacity, performance, and environmental issues inherent in newly emerging audio and video consumer electronic devices. The SD (Secured Digital) card standard is designed and Developed by SD Card Association [2] and is a collaborative effort of the three (3) manufacturers, namely Toshiba, SanDisk, and MEI [3].

The SD card includes an on card intelligent controller to handle the security algorithms, interface protocol, data storage and retrieval, error handling and corresponding error correction code (ECC) algorithms, defect handling diagnostics, power management, and clock control [1]. However, to interface the SDHC card (slave unit) with master unit (e.g., computer, any application-specific device or host), we need a system which can communicate with the on-card controller of the SDHC card for smooth execution of single/multi block data read/write.

Fig.1 represents a model of a data archival system and it shows that how the flash-based memory cards like micro SD or SDHC cards can be used as the plug and play memory module for real-time application. Generally, the signal is received from the external world in a buffer, converted into a serial bit stream and subsequently stored into the memory card. The stored data at later stage may be transmitted for further processing. Also, the flash memory acts as a small, portable unit and it can be removed from the system where it is presently housed in and accessed by some other system to retrieve the desired signal.

![Fig. 1 A model of a data archival system](image-url)

The flash memory is useful in the fields where data transportation and archival are the key requirements. This memory can be used as a data concentrator where the proposed controller architecture along with the flash memory can be used as the removable memory of any data concentrator network device. The flash memory device has extensive application in database [4], networking [5], biomedical application [6,7], virtualized storage system [8], cloud computing [9], geographic remote sensing [10], mobile devices [11–13], etc. It can be used in a router to store the routing table for further access. NAND-based flash system is also widely employed as cache in virtualized system [8].
subsequent implementation using HDL [1]. In some research work, SPI bus mode-based data communication system has been implemented. Another work was proposed in the literature where the SDHC card had been used in SD mode (i.e., bulk data transfer mode) for video signal storage and processing [14]. With the newly emerging technologies, flash-based memory devices have been used as the most efficient storage unit and till now it accomplishes the need of storage even on the modern era of technological advancement [2, 3, and 15].

Our paper proposes a real-time, low-cost, efficient application specific controller for multimedia data storage and retrieval for the flash based memory cards. The architecture of the real-time controller has been designed by using FSM-based approach. The HDL used for our work is Very high speed integrated circuit Hardware Description Language (VHDL). Also, the design is such that there is no use of any on-chip general purpose processor (GPP), external controller, hardware resources, or any high-level languages during the operation. The prototype has been entirely implemented in target FPGA board. The physical attribute of an FPGA chip, being compact in size and low in power consumption, makes it an ideal platform for the implementation. Also, we have tried to exploit the parallel processing capability of FPGA during design and implementation of various modules in this paper. The optimal in hardware implementation of such an application-specific controller and the study of its various modules were not explored in detail by earlier research. In this paper, the proposed controller has been examined for both the audio and video data storage and retrieval separately. Also we tried to establish the importance of the controller with respect to the flash read-write procedure.

Again in nutshell, the objectives of this paper are as follows:

1. To design a modular low-cost, system-on-chip, application-specific controller for the multimedia data storage and retrieval from the flash memory cards like SDHC, and micro SD card in SPI buss mode with less overhead.

2. The design is FSM based and the real-time controller has been primarily realized using five(5) different modules and a control unit. These five different modules, along with the control unit, are the different functional areas of the proposed system, which is implemented completely in a single chip.

3. When the card is in idle state, the system has an option of working in power saving mode.

Fig. 2 Block diagram of a real-time data concentrator system

In these application scenarios, the efficiency of single and multi-block data transfer is very important which consequently affects the input and output operations per seconds (IOPS) measure of storage system. Generally, we wish to maximize this metric with respect to different types of flash as this indicates the measure of flash utilization. As stated that, flash-based memory system can be used as a cache or a data concentrator or to cater any such storage requirements. However, here in this paper, we do not analyze the pros and cons of such utilization of flash in detail. The work mainly concentrates on efficient implementation of a real-time controller for single or multi-block data transfer with respect to flash memory. The implementation may be exploited in any kind of flash memory resource utilization and ultimately contribute in the calculation of the metric of memory resource utilization. Therefore, it is clearly observed that the implementation of an efficient and effective flash-based data transfer is a fundamental driving factor in the improvement of flash resource utilization and this paper is focusing on that rudimentary aspect.

The flash based memory cards like micro SD or SDHC cards work in two different bus modes. They are the Secure Digital bus mode (SD BUSMODE) and the Serial Peripheral Interface bus mode (SPIBUS MODE). The SPI bus mode is a synchronous serial protocol with very less complexity. It is extremely very popular for interfacing the peripheral devices and no native host interface is needed for this bus mode. For its simplicity and usefulness in the low cost embedded system application, we have considered designing an entirely on-board hardware-based controller for smooth realization of SPI bus mode-based data transfer protocol to communicate with the flash-based memory card.

Until to date, we find that very limited research work describes the design of data archival system and the
4. The controller will work in real time, in modular fashion and the implementation is on a single FPGA. The proposed design tries to utilize the parallel processing capability of FPGA. No other external devices or on-card intelligent controller has been used for this implementation.

2. REVIEW OF THE RELATED WORKS

FPGAs have been used for prototype design in a range of engineering application [1, 14–19]; however, till date to the authors’ knowledge, the design of a complete application-specific controller for different flash memory card access with detailed description of the modules and their operation is limited. Table 1 shows some of the earlier work in this domain.

Elkeelany et al. [1] proposed an FPGA based data archival system to Secure Digital card, using VHDL and they accessed the card in SPI bus mode. Scalability issues have not been achieved in this design. They have partially applied the FSM based approach and the implementation issues of all different SD cards have not been discussed explicitly in this paper.

Yang et al. [14] presented SD High Capacity card video player based on SoPC technology. The IP core and display buffer SRAMs were alternately utilized for their proposed design. They have accessed SDHC card in SD bus mode for bulk data transfer. The proposed design has been implemented using high-level language.

In another work, Abdallah and Elkeelany [15] proposed a FPGA based simultaneous multi-channel data acquisition system and they had verified the proposed architecture for the analog signals. The design includes analog-to-digital converter to convert the analog signal to digital data. The time-critical tasks were implemented in hardware, while the other tasks were implemented using embedded C. The use of the high-level language in this paper makes the system slower with additional overhead.

Lin and Dung [16] proposed a NAND flash memory controller for sd Multimedia Card (MMC). They had designed Bose-Chaudhuri-Hocquenghan (BCH) error correction code (ECC) [28] for correcting random bit errors of the flash memory chip. The UMC 0.18 μm CMOS process used to implement the memory controller chip. This controller was verified for MMC only.

The work, summarized in Table 1, has established the concept of FPGA-based implementation for the SD card data archival system either in SD mode or SPI mode. In this paper, we aim to design an application specific controller for efficient multimedia data communication with flash-based cards in SPI mode and the controller architecture was entirely designed using FSM based approach.

<table>
<thead>
<tr>
<th>Work</th>
<th>Controller design</th>
</tr>
</thead>
</table>
| [1]  | Data archival to SD card using HDL | Table 1: Existing papers on SD card controller design
| [14] | Design of SDHC card video player on SoPC |
| [15] | Simultaneous multi-channel data acquisition system |
| [16] | NAND flash memory controller for SD/MMC card |
| [Proposed] | FSM-based application-specific controller using HDL |

There are mainly five states present in the proposed FSM and the states are named as initialization state, idle state, card-read state, card-write state, and decision-making state. During the realization of the controller architecture, these states are mapped into the modules of the controller. Now some of these modules are used to accomplish card read/write procedures and therefore internal architecture of those modules are again implemented based on FSM format for the realization of above procedures. Note that the proposed architecture and implementation aims to minimize both the clock utilization and on-board resource utilization of the FPGA board.

3. PROPOSED FPGA-BASED CONTROLLER

This section, first we are discussing the basic characteristics of the SD/SDHC card and micro SD card and second we are going introduce the proposed controller in rest of the section.

3.1 High capacity SD card

The SD/SDHC card communication is based on the advanced nine pin interface, that consists of a Clock, Command line/ Master Out Slave in (MOSI), 4 Data lines/ Master In Slave Out (MISO), and 3 Power lines. The card supports three communication protocols [21]. They are SD-1 bit mode, SD-4 bit mode, and SPI (Serial Peripheral Interface) bus mode. Table 2 depicts the pin configuration of the SD/SDHC card.

The SD/SD High Capacity card communication protocol in SPI bus mode is a command-dependent protocol and the card responds to every command with a predefined response pattern. In the way of initialization, initially the card is assigned with CMD0 command. Then, the controller validates the voltage range by producing the CMD8 command. It identifies the version of the card (version 2 (SDHC) card or some other cards). Subsequently, the controller produces the application specific commands such
as (CMD55 + ACMD41) to complete the initialization process. The controller continuously generates (CMD55 + ACMD41) command until the card initiates itself by giving a '0000000' response. The SDHC card supports two different kinds of addressing modes. One is block addressing mode and other one is byte addressing mode. The CMD58 command identifies the addressing mode of the version-2 SDHC card. Also, CMD 16 command is generated to fix the data block length to 512 bytes. After initialization process, the card goes to the idle state until the next command is being issued for single/multi block read/write.

Table 2 SD/SD High Capacity card pin details

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Name</th>
<th>Function in SD mode</th>
<th>Function in SPI mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DAT3/(CS)</td>
<td>Data line 3</td>
<td>Chip select/slave select</td>
</tr>
<tr>
<td>2</td>
<td>CMD/DI</td>
<td>Command line</td>
<td>MOSI</td>
</tr>
<tr>
<td>3</td>
<td>Vss1</td>
<td>Ground</td>
<td>Ground</td>
</tr>
<tr>
<td>4</td>
<td>VDD</td>
<td>Supply voltage</td>
<td>Supply voltage</td>
</tr>
<tr>
<td>5</td>
<td>Clock</td>
<td>Clock</td>
<td>Clock (SCLK)</td>
</tr>
<tr>
<td>6</td>
<td>Vss2</td>
<td>Ground</td>
<td>Ground</td>
</tr>
<tr>
<td>7</td>
<td>DAT0/DO</td>
<td>Data line 0</td>
<td>MISO</td>
</tr>
<tr>
<td>8</td>
<td>DAT1/IRQ</td>
<td>Data line 1</td>
<td>Unused/IRQ</td>
</tr>
<tr>
<td>9</td>
<td>Dat2/NC</td>
<td>Data line 2</td>
<td>Unused</td>
</tr>
</tbody>
</table>

Throughout our work, we used SDHC and SD card with speed classes 4 and 2, which means that the SDHC and SD card, used in this purpose, supports minimum 4 and 2 MB/sec writing speed, respectively, for video recording.

3.2 Micro SD card

The micro Secure Digital card communication is much similar to the SD card communication. The difference between these two in the present age data storage medium is in their pin configuration. The micro SD communication is based on the 8-pin interface where all the pins from the SD card are present except the second ground (Vss2) pin.

Table 3 Micro Secure Digital card pin details

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Name</th>
<th>Function in SD mode</th>
<th>Function in SPI mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Dat2/NC</td>
<td>Data line 2</td>
<td>Unused</td>
</tr>
<tr>
<td>2</td>
<td>DAT3/(CS)</td>
<td>Data line 3</td>
<td>Chip select/slave select</td>
</tr>
<tr>
<td>3</td>
<td>CMD/DI</td>
<td>Command line</td>
<td>MOSI</td>
</tr>
<tr>
<td>4</td>
<td>VDD</td>
<td>Supply voltage</td>
<td>Supply voltage</td>
</tr>
<tr>
<td>5</td>
<td>Clock</td>
<td>Clock</td>
<td>Clock (SCLK)</td>
</tr>
<tr>
<td>6</td>
<td>GND</td>
<td>Ground</td>
<td>Ground</td>
</tr>
<tr>
<td>7</td>
<td>DAT0/DO</td>
<td>Data line 0</td>
<td>MISO</td>
</tr>
<tr>
<td>8</td>
<td>DAT1/IRQ</td>
<td>Data line 1</td>
<td>Unused/IRQ</td>
</tr>
</tbody>
</table>

Table 3 shows the pin details of the micro SD card, and Fig. 3 illustrates the interfacing of the micro SD card with the Spartan3E target FPGA board.

The micro SD card communication is also based on command dependent protocol, and it is almost similar to the SD and SD High Capacity card communication methods. The capacity of the micro SD card denotes how it works. If the capacity is less than or equal to 2 GB (≤ 2 GB), then the card works similar to the SD card; otherwise, the principle of operation is the same as the SDHC card.

The definition of the speed class for micro SD card is the same as the SD card [36]. We have used the class 4 micro SD card throughout the work, which means that the card supports 4 MB/s writing speed for video recording in a normal mode.

3.3 Architecture of the proposed controller

The workflow of the proposed host controller is based on the initialization of the card followed by data transfer (read/write) sequences. The overall external view of the controller interfacing the SDHC/SD card is given in Fig. 4. The same process can be used for interfacing the micro SD card also. The Vss2 pin remains unconnected when the process is used for interfacing the micro SD card as the card contains only 8-pin interface, and the Vss2 pin is not present in the physical architecture of the micro SD card.

The state diagram of overall control flow of the controller is shown in Figure 5. The state diagram of Fig. 5 is working as a backbone for the architecture of the controller. The complete architecture has been implemented using VHDL. We observe from the above mentioned flow sequence and the schematic of the internal architecture, the proposed controller is divided into five variant modules. They are card initialization module (CIM), idle module (IM), card Access module (CAM), card storage module (CSM), and decision making module (DMM).

Along with the above modules, a control unit (CU) is used to monitor and control the activities of each and every module and the flow of respective driving signals. The CU operates based on the FSM showed in Figure 5.
Each of the modules and CU contains many internal and external data and control lines. The communication with the external world is done by the controller either using I/O interfacing units or a customized multiplexer.

The Reset, DTM (Data Transfer Mode), R/W, DATA, ACK, and BUSY signals are interfaced with the controller via I/O interfacing unit. The Reset signal, connected with CU, initiates the data storage or retrieval operation. DTM signal selects the single/multiblock data transfer mode of the controller, R/W is used for read/write operation selection, and 8-bit bidirectional DATA bus is used for communication with external world. Also, other signals like Clock, Chip Select (CS), MISO, and MOSI signals are connected between SDHC card and the controller through a (4 × 1) bi-directional customized multiplexer where each input line of the multiplexer is a 4 bit width data bus.

Each data bus contains a Clock, Chip Select (CS), MISO, and MOSI signals. These four input buses of the multiplexer connect the four modules, say, CIM, IM, CAM, and CSM of the controller with the external card based on the SELECT bus. The output bus from the multiplexer communicates with the card. Only in the data bus from the IM, the clock signal remains unconnected to realize the power saving mode of the controller. Therefore as a whole, the designed multiplexer has 2 bit SELECT bus (S1 and S0), 4 input bus lines (4 × 4 = 16 lines) and one output bus line (1 × 4 = 4 lines). SELECT bus connected with the multiplexer helps to communicate the individual modules with the card, and CU controls the entire selection process.

BUSY and ACK are the two status signals present in the controller and they are connected with CU. The BUSY signal represents the busy state of the controller and ACK signal acknowledges any assigned work accomplished by the controller. On completion, the module deactivates the BUSY signal and activates the ACK signal to intimate the user that the task has been completed successfully. Failure to complete any assigned task makes both the BUSY and ACK signal de-asserted.

The CU communicates with every module in sequence for efficient data transfer with the card. The common signals for all the modules are Reset, CS, and clock signal. The CS and clock signals are also supplied to the card via multiplexer. Once Reset signal is received by CU, it issues a START signal to CINM along with the clock signal. CU also issues START and clock signal for the other modules when they are about to initiate their action. In idle state, no clock is received by the modules and thus they work in power saving mode. Once a module receives a START signal, it acknowledges so by issuing a READY signal to the CU and starts working. After every successful completion of the work, the module intimates CU with DONE signal. CU starts working with the card initialization module. On receiving the Reset signal, CU
activates the CINM and it issues the initialization commands to the card in order to initialize it in SPI mode. The card responds to every command and on completion of initialization procedure, the module receives the final response from the card.

3.4 Overall system operation

The flow of execution and communication between the individual units of the controller and SDHC card is now described. The similar procedure is also applicable for SD and micro SD card-based data storage and retrieval. All of them actually works in three different phases namely card initialization phase, card read phase, and card write phase. Previously stated five modules are the astringent of these three phases. The controller communicates with the external world through the I/O interfacing unit and the customized multiplexer. The controller initiates its operation on reception of Reset, DTM, and R/W signals and sends the signals to CU. Then it intimates regarding its status using the BUSY and ACK signal. When the controller is busy in processing some task, it makes the BUSY signal high until the task is accomplished. After every successful completion of a process, the controller informs the outer world by asserting the ACK signal and de-asserting the BUSY signal. If the controller fails to complete the task given, then it de-assert both the BUSY and ACK signal.

4. CONCLUSIONS

The implementation of a controller has been proposed for SDHC and similar family of cards. The design has also been implemented for the micro SD card. In addition to that, the same controller can be used for data communication with MMC also. The FSM-based architecture design, its operation, FPGA-based implementation, control flow and execution issues were discussed in details. It is seen that the efficiency is increasing in the proposed design. The speed of SD card data access in terms of clock cycles for single block read/write is increased and for multi-block read write it is increased.

REFERENCES