

# Performance Analysis of Array multiplier using Optimized SQR T CSLA

Kalaivani.P<sup>1</sup> , Prof. Sudharshan K.M.<sup>2</sup>

<sup>1</sup>Student, M Tech, School of Electronics and Communication Engineering, Reva University, Bangalore.

<sup>2</sup>Assistant Professor, School of Electronics and Communication Engineering, Reva University, Bangalore, India

\*\*\*

**Abstract** - Multiplier plays an indispensable capacity in VLSI layout contraction from the component of force utilization and rate of operation inside the instrument. Carry select Adder is one of the quickest adder utilized as a part of loads of computerized circuits to perform arithmetic operations. The guideline objective of SQR T CSLA configuration is to offer a parallel way for convey proliferation that encourages to decrease the general adder delay. To investigate the insights reliance and to recognize repetitive rationale operations, we are examining rationale operations worried in array multiplier planned the utilization of routine SQR T CSLA and Binary to Excess-1 converter based SQR T CSLA. The configuration and ordinary overall execution examination of array multiplier composed the use of Optimized SQR T carry select adder legitimate here we're manage that Area and Delay of the multiplier. However Conventional SQR T CSLA is area-ingesting and more delay as it includes twin ripple carry adder. To lessen the area of SQR T CSLA, a SQR T CSLA with BEC is designed but which is also increases the area and delay of the multiplier. In this way, there are different systems to organize a SQR T CSLA to reduce its both region and deferral thought about one of such procedure is Optimized SQR T CSLA. An advanced rationale contraction for SQR T CSLA has been proposed by method for putting off the majority of the repetitive practical insight operations situated in routine SQR T CSLA. Inside the proposed plan estimation of last-aggregate is planned after carry select operation we have disposed of all the excess appropriate judgment operations blessing in the Conventional SQR T CSLA and proposed a today's rationale added substances for SQR T CSLA that is alluded to as Optimized SQR T CSLA. The deciding result assessment demonstrates that the proposed array multiplier composed utilizing Optimized SQR T CSLA plan comprises of outstandingly a ton substantially less region and postponement than the Conventional and BEC based SQR T CSLA.

**Key Words:** Conventional Square-root (SQR T) Carry Select Adder (CSLA), Binary to Excess-1 Converter (BEC) based SQR T CSLA, Optimized SQR T CSLA.

## 1.INTRODUCTION

Area and Power decrease is actualities course rationale frameworks are the principle region of studies in VLSI system format. Unbalanced speed universal overall execution processors and frameworks major necessity has

ordinarily been an extreme pace expansion and multiplication.

Multipliers play a basic capacity in these day's virtual sign handling and different projects. With advances in innovation, numerous specialists have endeavored and are trying to format multipliers with give both of the ensuing configuration objectives of fast, low vitality consumption, normality of design and subsequently a great deal less region or even total of them in a array multiplier as needs to be making them suitable for differing over the top rate, low power and conservative VLSI execution.

In high performance structures most customarily used mathematics operations which consists of addition and multiplication of binary numbers are essential and microprocessors, DSP and so forth., Static shows that more than 70% commands in microprocessor and maximum of DSP algorithms carry out addition and multiplication. So, these operations dominate the execution time. That's why; there's a need of excessive speed multiplier. The call for of excessive speed processing has been increasing because of increasing laptop and signal processing applications.

An adder is the primary thing of an arithmetic unit. A vital numerous adders that has to involves virtual signal processing system. In virtual adders the sum of each bit role is brought and the generated carry is propagated into the subsequent function. The speed of addition reduces the propagated carry for designs an efficient adder basically improves the performance of a complex DSP machine .A ripple carry adder uses a easy layout, but carry propagation delay is the main challenge inside the adder. The carry select adder may be used to relieve this hassle. Carry select adder is one of the speediest adders having minimized area and electricity consumption. It may generates partial end result sum and carry by way of thinking about carry input  $C_{in}=0$  and 1, the result of final sum and carry are decided on through way of the multiplexers.

In this endeavor we are going to think about the execution of different adders did to the multiplier fundamentally based at the area and time longed for computation. Inside the writing survey assess same task the utilization of carry look-ahead adder. On correlation with the CLAA based multiplier the territory and postponement count of the CSLA based multiplier is littler and better with nearly same delay time. Along these lines, to design a superior

engineering the straightforward adder squares more likely than not minimized postponement time and region productive structures. DSP style interest is for both less defer time and a great deal less zone necessity for outlining the structures. DSP style interest is for both less defer time and significantly less zone necessity for planning the structures. Our interest is inside the essential developing pieces of number-crunching circuits that overwhelm in DSP programs, VLSI architectures, portable PC programs and wherein ever diminished region calculation is needed.

We have killed the majority of the repetitive practical insight expressions present inside the traditional SQR-CLSA and proposed a fresh out of the box new decision making ability equation is outlined by means of booking the convey select operation is planned before the last-total estimation which winds up in improved SQR-CLSA. The proposed enhanced SQR-CLSA format definitely a great deal less region and postponement than the traditional SQR-CLSA and BEC based SQR-CLSA.

## 2. ARRAY MULTIPLIER

With a view to perform this operation range of successive addition operation is needed. Consequently one of the predominant components required to layout a multiplier is Adder. In multiplication, multiplicand is introduced to itself some of instances as distinct via the multiplier to generate product.




Fig 1: Block Diagram of a 32 bit Array Multiplier

### 2.1 MULTIPLICATION ALGORITHM

Grant the size of the item check in be 64-bits and the multiplicand registers length be 32bits. keep the multiplier inside the minimum sizable portion of the item join. clean the greatest enormous portion of the item enroll.

Table I

Algorithm for 4-bit Multiplier Operation

| A (Multiplier)         |                             | Algorithm Steps |
|------------------------|-----------------------------|-----------------|
| B (Multiplicand)       | 1001                        |                 |
| S (0)                  | 0000                        | Step-1          |
| +B (0)A                | 1001                        |                 |
| S (1)                  | 1001                        | Step-2          |
| Shift right by one bit | 0100 $\xrightarrow{1}$ P(0) |                 |
| S (1)                  | 0100                        | Step-3          |
| +B (1)A                | 1001                        |                 |
| S (2)                  | 1101                        | Step-4          |
| Shift right by one bit | 0110 $\xrightarrow{1}$ P(1) |                 |
| S (2)                  | 0110                        | Step-5          |
| +B (2)A                | 1001                        |                 |
| S (3)                  | 1111                        | Step-6          |
| Shift right by one bit | 0111 $\xrightarrow{1}$ P(2) |                 |
| S (3)                  | 0111                        | Step-7          |
| +B (3)A                | 0000                        |                 |
| S (4)                  | 0111                        | Step-8          |
| Shift right by one bit | 0011 $\xrightarrow{1}$ P(3) |                 |
| Final Product P [7:0]  | 00111111                    | Step-9          |

As cited earlier, on this undertaking, three different 32-bit array multipliers are designed the usage of three extraordinary carry select adder logics i.e., Conventional CSLA logic, BEC -based CSLA logic and Optimized CSLA logic. These three exclusive 32-bit carry select adders are utilized in place of 32-bit adder proven in Fig.1 has to be replaced with 32-bit conventional CSLA. In the identical way to layout an array multiplier with BEC based CSLA and Optimized CSLA, the 32-bit adder shown in Fig.1 has to be replaced with 32-bit BEC-based CSLA and Optimized CSLA respectively. The Array multiplier designed on this venture, multiplies 32-bit unsigned integer values and offers a product term of 64-bit value. The three exclusive carry select adder logics are provided in the following sections.

### 3. SQUARE ROOT CARRY SELECT ADDER

The CSLA is utilized as a part of heaps of advanced frameworks format to defeat the bother of carry proliferation delay through autonomously performing expansion operation by means of considering carry inputs as 1 and 0. The SQR CSLA is part into  $m = \sqrt{m}$  carry select stages, wherein m is wide assortment of info bits. The 32 bit SQR CSLA comprises of 7 CSS. The CSS incorporates two swell carry adders one with carry in 0 and diverse with carry in 1. It moreover incorporates a multiplexer that is utilized to pick the aggregate and carry values from the 2 RCAs through utilizing the control sign to it. The oversee sign to multiplexer is not anything however the carry out of the first CSS. On the off chance that the oversee sign is 1 then total and perform of RCA with  $C_{in}=1$  is chosen by utilizing the multiplexer and if oversee sign is 0 then entirety and perform of RCA with  $C_{in}=0$  is picked by method for the multiplexer.

### 3.1 CONVENTIONAL SQRT CSLA




Fig.2. Structure of a 32-bit Sqrt Conventional CSLA

Fig.2 suggests the 32-bit traditional Sqrt CSLA also can be developed by way of the use of ripple carry adders of variable sizes which can be divided into agencies. The speed of a carry select adder can be stepped forward up to 40% to 90%, by way of performing the additions in parallel, and decreasing the maximum carry delay. The shape of conventional CSLA and inner shape of RCA is given in Fig.3 (a) & Fig.3 (b).




Fig. 3(a) n-bit Conventional CSLA




Fig. 3(b). Internal structure of RCA

### 3.2 Array multiplier by using Conventional Sqrt Csla

Conventional Sqrt-CSLA is one of the snappiest adders utilized as a part of numerous data handling processors to perform quick mathematics operations. From shape of the conventional Sqrt-CSLA, it's far clear that there's scope for decreasing the delay within the CSLA

Right here the primary distinction is the carry propagation adder is replaced by means of carry select adder. The n\*n bits multiplier figures the 2n bits yield as a weighted total of fractional items. For the addition of partial products carry select adder is used it's going to lessen the time of operation.

### 3.3binary To Excess-1 Convertor Based Sqrt-Csla

To lessen the region and delay of the traditional Sqrt-CSLA, RCA with Cin=1 is changed with BEC as demonstrated in fig 4. Fig 5, clarifies the straightforward normal for the CSLA through the utilization of the 4-bit BEC all things

considered with the mux. An arrangement of 4-bits info and the other arrangement of 4-bits (BEC yield) had been given as contribution to the 8:4 multiplexer. Depending on the control signal Cin, either the BEC yield or the 4-bit information. The addition of the BEC decision making ability in Sqrt-CSLA is that, as the wide assortment of information bits is extended the prerequisite of region and delay is logically expanded.




Fig.4 Structure of a 32-bit Sqrt-CSLA with BEC

The MSB of BEC is given as n LSB constitute. The judgment articulations of the RCA are like the ones given in (1a) - (1c), and the expression of the BEC unit of the n-bit BEC-based CSLA are given as shown below.

$$S_i^1(0) = S_i^0(0) \quad C_i^1(0) = S_i^0(0) \quad (3a)$$

$$S_i^1(i) = S_i^0(i) \text{ xor } C_i^1(i-1) \quad (3b)$$

$$C_i^1(i) = S_i^0(i) \cdot C_i^1(i-1) \quad (3c)$$

$$C_{out}^1 = C_i^0(n-1) \text{ xor } C_i^1(n-1) \quad (3d)$$

for  $1 \leq i \leq (n-1)$ .




Fig.5. BEC based CSLA

### 3.4 Array Multiplier by Using BEC based Sqrt CSLA

An array multiplier with the aid of using BEC based Sqrt-CSLA right here the primary distinction is the carry propagation adder is changed with the aid of BEC based totally deliver choose adder. The n\*n bits multiplier processes the 2n bits yield as a weighted sum of fractional items. For the expansion of partial merchandise BEC primarily based Sqrt- carry select adder is used it increase the time of operation than the Conventional approach.

### 3.5 OPTIMIZED SQRT-CSLA

We've removed the majority of the excess repeated decision expressions inside the customary Sqrt-CSLA and proposed another trustworthiness definition is composed by utilizing carry select (CS). It is given sooner than the last-sum computation which prompts upgraded Sqrt-CSLA.




Fig.6 Structure of 32-bit Optimized Sqrt-CSLA

$$S_0(i) = A(i) \text{ xor } B(i) \quad C_0(i) = A(i) \text{ and } B(i) \quad (4a)$$

$$C^0_1(i) = C^0_1(i-1) \text{ and } S_0(i) \text{ or } C_0(i) \quad \text{for } C^0_1(0) = 0 \quad (4b)$$

$$C^1_1(i) = C^1_1(i-1) \text{ and } S_0(i) \text{ or } C_0(i) \quad \text{for } C^1_1(0) = 1 \quad (4c)$$

$$C(i) = C^0_1(i) \quad \text{if } (C_{in} = 0) \quad (4d)$$

$$C(i) = C^1_1(i) \quad \text{if } (C_{in} = 1) \quad (4e)$$

$$C_{out} = C(n-1) \quad (4f)$$

$$S(i) = S_0(i) \text{ xor } C(i-1) \quad (4g)$$

The optimized CSLA structure incorporates one HSG, FSG, CG unit and one CS unit.




Fig.7. Structure of Optimized CSLA

From two carry ways the CSS unit chooses one to be had at its information line utilizing the contro1 signal C-in as a part of its input. It chooses C01 when C-in=0; else, it chooses C11. The CS unit can be have the use of a n-bit 2-to-1 MUX, in any case, we find from the truth work area of the CS unit that C01 and C11 consent to a particular bit pattern. In the event that C01(i) = '1', then C11(i) =1, regardless of S0(i) and C0(i),for zero ≤ i ≤ n-1. This element is utilized for improvement of the CS unit which comprises of n AND-OR gates. The multipath carry limit of the CSLA is totally manhandled inside the Sqrt-CSLA, which is made out of chain of CSLAs. CSLAs of growing size are used as a part of the Sqrt-CSLA to particular the most synchronization inside the carry path.




Fig.8 Optimized design of CS unit

To show the improvisation of the proposed CSLA format in Sqrt-CSLA, we have imagined the region and buffering time of Sqrt-CSLA between BEC-based and the Conventional based CSLA for bit-widths 32.

### 3.6 ARRAY MULTIPLIER BY USING OPTIMIZED CSLA

In augmentation, multiplicand is conveyed to itself various cases as indicated by utilizing the multiplier to create an item. The proposed CSLA arrangement is extraordinary than the CSLA diagram for range delay beneficial execution of Optimized Sqrt-CSLA, as a result of early era of yield convey with multipath convey engendering limit,

Instead of using other adders, here we are using Optimized Sqrt-CSLA for adding each group of partial product terms. Because as compared to Optimized Sqrt-CSLA some other adders are slow performance, consumes large area and more delay, therefore here we are considered Optimized Sqrt-CSLA in our project.

## 4. RESULT ANALYSIS

### 4.1 SIMULATION RESULTS

The simulation outcomes acquired for three kinds of 32-bit array multipliers




Fig. 9(a) Simulation result of 32-bit array multiplier using Conventional Sqrt-CSLA




Fig. 9(b) Simulation results of 32-bit array multiplier using BEC based Sqrt-CSLA




Fig.9(c) Simulation results of 32-bit array multiplier using Optimized Sqrt-CSLA

#### 4.2 PERFORMANCE ANALYSIS

On this section, the outcomes acquired from Synthesis and Simulation reviews are provided. The goal of this venture is to assess the overall performance of three kinds of Array multipliers one through using conventional Sqrt-CSLA, second through using BEC based totally Sqrt-CSLA and third one by the usage of Optimized Sqrt-CSLA<sup>2</sup>. on the premise of region required, velocity of operation.

Table-2

Result analysis of area and delay of 32-bit array multiplier

| 32-bit Array Multiplier | Area      | Delay (ns) |
|-------------------------|-----------|------------|
| Conventional Sqrt-CSLA  | 2605 LUTs | 107.292    |
| BEC based Sqrt-CSLA     | 2728 LUTs | 133.946    |
| Optimized Sqrt-CSLA     | 1726 LUTs | 43.029     |

#### 5. CONCLUSION

We have broken down the practical insight operations stressed inside the traditional and BEC-based Sqrt CSLAs to watch the data reliance and to choose repetitive judgment operations. We've evacuated all the excess judgment operations of the ordinary Sqrt-CSLA and proposed a fresh out of the box new practical insight plan for the Sqrt-CSLA. The proposed Optimized Sqrt CSLA plan CS operation is booked sooner than the computation of last sum, which is not quite the same as the customary strategy. This challenge gives three one of kind multipliers which can be modeled using Verilog HDL in Structural code. Consistent with the consequences received, implementation of multiplier using optimized Sqrt-CSLA common sense improves average performance of multiplier unit. Thus whilst compared to the multiplier using conventional Sqrt-CSLA, the multiplier with optimized Sqrt-CSLA includes much less area and less delay (decreased via 59%). At the point when contrasted with the multiplier utilizing BEC based Sqrt-CSLA, the multiplier with Optimized Sqrt-CSLA includes much less area(LUTs reduced by means of 36%), and less delay(decreased through 67%)

#### 6. SCOPE FOR FUTURE WORK

This work has been designed for 32-bit word length and consequences are evaluated for parameters like area and delay. This work may be in addition prolonged for higher number of bits. New architectures may be designed if you want to lessen the electricity, area and delay of the circuits and also steps may be taken to perform the optimize alternative parameters like frequency, variety of gate clocks, period and many others.

#### REFERENCES

- 1.S.SangeethaPriya, N.Gayathri and R.Krishnaprasanna, "Low power multiplier by using common boolean logic for fast computation" International Journal for Technological Research in Engineering, Volume 2, Issue 9, May-2015
- 2.Silpa Raj P and Punitha V, "Design of Improved array multiplier by carry select logic", International Conference on emerging trends in engineering research, 22/3/2015
- 3.Bhuvaneshwaran, M and Elamathi.K, "Design and performance analysis of carry select adder", International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, Vol-2, Issue 11, November 2013