

# **DESIGN AND IMPLEMENTATION OF 3D 4x4 MESH TYPE BUFFERLESS** NOC USING X-Y ROUTING ALGORITHM

SUSHMA N, NEETHU K N

MTech student, VLSI and Embedded Systems, Dept of ECE, Reva Institute of Technology and Management,Karnataka, India Assistant Professor, VLSI and Embedded Systems, Dept of ECE, Reva Institute of Technology and Management,Karnataka, India

**Abstract** - A basic 3D NOC Router has problems of deadlock and hot spot. Also it requires buffers to store packet data. In this paper we present 3D 4 \*4 NOC Router which uses routing algorithm called X-Y Routing algorithm which will avoid deadlock and hot spot by using priority encoders. The 3D NOC Router designed here is also buffer less since the data is transferred at a speed of 1 clock per node and does not require buffers to store data. The 3D NOC router is designed using Verilog HDL, simulated by Modelsim and prototyped by using FPGA. The simulation results show that it also improves the area utilization.

# Key Words: 3D NOC, X-Y Routing, deadlock, hotspot

# **1.INTRODUCTION**

Network on Chip(NOC) is a subsystem on an integrated circuit which acts as a communication interface between nodes in a System on Chip(SOC).SOC is an integrated circuit that combines all components of electronic system into one chip. Performance of a NOC depends strongly on its underlying architecture and routing techniques. Here we are building 3D NOC by using 2D NOC's. 2D NOC's are placed vertically one above another instead of placing them next to each other, thereby forming a 3D NOC. Compared to 2D NOC, 3D NOC has minimum latency, lower power consumption, better performance and increased area utilization.

Due to constraints such as wire-length constraints and layout complications, the 2D NOCs have limited network structures that are possible. There are various types of 3D NOC topologies such as 3D Mesh, 3D Torus, 3D Stacking Mesh and so on.

We are using a 3D 4x4 Mesh type NOC which consists of nodes and routers. Each node also has a priority encoder



Fig-1: 3D 4x4 Mesh type NOC

Router is the most important component for transferring data from one node to another. It is the communication backbone of a NOC system. So it should be designed with maximum efficiency. Routers are used on a network for directing the traffic from the source to the destination. It coordinates the data flow which is very crucial in communication networks.

Routers are intelligent devices that receive incoming data packets, inspect their destination and figure out the best path for the data to move from source to destination. Router must be well designed to achieve high performance.

The priority encoders output corresponds to the currently active input which has the highest priority. So when an input with a higher priority is present, all other inputs with a lower priority will be ignored.

# **1.1 RELATED WORK**

Different types of routing algorithms have been mentioned by other papers

Paper [1] shows a router which uses a Elevator-first routing algorithm which transmits packets to the destination node in an irregular topological structure. But this algorithm suffers from deadlock.

Paper [2] shows a router which uses look ahead XYZ routing algorithm, which reduces the power consumption but it occupies significant area since it uses input buffer. So it is not buffer less.

Paper [3] addressed the thermal power problem in 3D NOC's which is one of the most important issues in 3D NOC's. The routing algorithms which are used takes too many vertical hops for the packet to reach its destination, even when source and destination are located on the same layer.

Paper[4] uses a routing algorithm called Randomized Partially Minimal (RPM) which balances the traffic along the network. It will send packet to a random layer first, then along the X-Y dimensions and finally to their destination along the z-dimension.

Paper [5] shows a hierarchical router for 3D NOC. Compared to other routers this type of router has 2 decoupled modules one for intra layer and other for inter layer. It has 30% more throughput and 30% more latency than 3D Mesh NOC's.

Paper[6] aims to reduce the number of vertical links in 3D Mesh type NOC's but do not give the proper details of the routing algorithm.

Paper [7] demonstrates a 3D stacked router. They have proposed a router called MIRA where it is stacked into multiple layers to reduce area and power consumption. They show the results of 3 types of 3D routers(a)3D baseline router(3DS)(b)3D multilayered router(3DM)(c)3D multilayered router with express paths(3DM-E).

Paper [8] It demonstrates a router following a Adaptive Z routing algorithm which is a bus failure tolerant algorithm. It shows that performance is much better than symmetric NOC, 3D Mesh and Hybrid NOC bus based 3D-Mesh.

Paper [9] In this paper they have proposed a deadlock free router using a Negative-First algorithm. It uses a dynamic arbiter and a priority scheduler module. But the fault tolerant mechanism needs to be developed.

Paper [10] In this paper a combined mapping and routing algorithm based on Answer set programming (ASP) has been proposed. It provides vast routing options.

Paper [11] In this paper a routing algorithm which is based on geometrical arrangement for 3D NOC is proposed. In this algorithm, the geometrical space is partitioned into quadrants and the nearest wrap around edge is selected to reach the destination.

Paper [12] In this paper a partially connected 3D crossbar structure called 3D Dimensionally-Decomposed (DimDe) router has been proposed. Virtual channels are utilized to avoid congestion and separation of router architecture into 3 modules has been done. The router architecture is very complex but it improves latency.

#### **1.2 X-Y ROUTING ALGORITHM**

The X-Y Routing algorithm is as follows.

- 1. Destination z is compared with the current z, if it is same it belongs to the same plane
- 2. If not, if destination z > current z, then move up else move down.
- 3. Now check for x, if destination x is same as current x then it belongs to same column.

Т

- 4. Else, check if destination x > current x, if yes then move east else move west.
- 5. Now check for y, if destination y is same as current y then it belongs to same row.
- 6. Else check if destination y > current y, if yes move south else move north



Fig-2: X-Y Routing Algorithm

#### 2. IMPLEMENTATION OF 3D 4\*4 MESH TYPE NOC

Basically 3D 4x4 Mesh type NOC is constructed by placing two 2D 4x4 NOC placing one above another. Each node in 3D NOC has a router and a priority encoder

#### **A.ROUTER DESIGN**



Fig-3: Router Design

The router design for 3D NOC has 7 input-ports and 7 outputports whereas 2D NOC has 5 input-ports and 5 output-ports which are north, south, east, west and local. The 3D NOC has 2 extra input and output ports which are up and down to the router. Each port has input and output pins.

### **B.PRIORITY ENCODER**

A Priority encoder is an encoder circuit that includes the priority function. A encoder is a digital circuit that performs the inverse operation of a decoder. In encoder the output lines generate the binary code corresponding to the input value. In priority encoder, if two or more inputs are equal to 1 at the same time, the input having the highest priority will take precedence. Each node has a priority encoder, due to this there is no deadlock.

#### **3. SIMULATION RESULTS**

The 3D NOC router is designed using Verilog HDL, simulated by Modelsim and prototyped by using FPGA. To verify the X-Y Routing algorithm, we can run the simulation results. Suppose packet\_in is given to node 1 in the top plane, we will see how it is transmitted to node 16 in the bottom plane.



**Fig-4**:Simulation showing data transmission from input node(n1) on top plane to output node(n16) on bottom plane



**Fig-5**: Simulation showing data transmission from input node(n1)on top plane to output node(n16)on bottom plane depicting data path through input pins of intermediate nodes(n1,n5,n9,n13,n14,n15,n16)

mi contra		wave - default -	
File Edit View Add Format Tools Window			
D@081108221419	6 0 II 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	F	
Har	142/11		
Plan JD (NOC dt.Last.god.life	100000000000000000000000000000000000000		-
Main_30_FDC_3b/as/u128		wanduruhuhuhuhuhuhu	47
Nan 30 NOC tokutlutintibadet in	1010010101010101010101011101112011110	201010/001010101010111011101111001100110	
T S Mar. 30 NOC th/art/sl/mithed	10110 NO 101010 10 10 10 1 1011 1011 10	2010/10/09 2010/10/09211001110/11201111002120111011110	
D 4 Nee 30 NOC BULLEDINGEN	10 30 20 20 10 10 10 20 20 11 10 11 20 11 10	10/05/05/05/05/05/05/05/05/05/05/05/05/05	
<ul> <li>Nam 30_NOC_B/Jut/J2(h1)pos</li> </ul>	10102020101010103030111011301110	100000000000000000000000000000000000000	
B- Main_30_N0C_th/Aut/Jobh Stadetin	10 10 10 10 10 10 10 10 10 10 11 10 11 10 11 10	301010303010101011101110111001110011001	-
Man_30_NOC_\$3,4,4,1,0,1,5,000	10 10 10 10 10 10 10 10 10 10 10 11 10 11 10 11 10	31050202030301000100110011001100110011001100	
Man JD NOC dokut/JC/r3(teckettr	10 10 20 20 10 10 10 20 20 10 11 20 11 10	100000000000000000000000000000000000000	
Marc 3D_NOC_(b)(asth0)()()	1010 30 2010 10 10 30 20 11 10 1 20 11 10	310000030300000000000000000000000000000	
Main_30_NOC_tb,Auth/QPA/boe	10 50 30 20 10 10 10 20 20 11 10 1 20 11 10	301010/00/000011001110111001100110011000100011001100	
Nam_30_N00_804arth2/rithpacketin	LEF US 10 10 10 10 10 10 10 10 11 10 11 10 11 10	100000000000000000000000000000000000000	
Mer_30_N00_blackOn13pm	10 10 20 20 10 10 10 10 10 10 11 10 11 20 11 10	100000000000000000000000000000000000000	
Main_3D_NOC_bluet/u2(h13(bos	10 10 10 10 10 10 10 10 10 10 11 10 11 10 11 10	35/05/09/35/35/05/05/11011101110111011101110	-
Man_30_NOC_\$3Aut/220123(sacketin	10 10 10 10 10 10 10 10 10 11 10 11 10 11 10	351010303635101030111011011101110111001110	
Man_30_NOC_b/aut/v2/r14/pmn	1010 2010 1010 0010 1010 1011101110	310103030000000000000000000000000000000	
Main 3D_NOC_blutlu2(h14(pos	1010201010101010101010111011101110	20/07/0 (0/09/07/07/07/07/07/07/07/07/07/07/07/07/07/	
Man 30 NOC Bilastic2h14ballatin	UE UO 30 20 10 LU LO 30 30 11 1 10 1 10 1 1 10	200000000000000000000000000000000000000	
Man_3D_NOC_BAut/J2In15(bin)	10 20 30 20 20 20 20 20 20 20 20 20 20 20 20 20	32/02/02/02/02/02/02/02/02/02/02/02/02/02	
Main_30_NOC_tb/Luti/2h15/bos	10103030301010303030111011301110	2010/10/2010/01/10/11/10/11/10/11/10/11/01/11/0	
D 4 Main 3D NOC BUARD/C/H13(sacketh)	LIE NO 30 10 10 LO 10 10 10 11 LO 1 1 10 1 1 10	3101020101010101110111011101110111011101	-
Man 30 NOC Briant/colinitation	1010 20 20 10 10 20 30 30 10 11 10 11 30 13 10	31/0/0/031/0/0/0110110110110011001100110	
- Man 30_NOC_Biantic2ht068ata_sst	10 35 50 30 10 10 10 30 10 11 10 1 30 1110	100000000000000000000000000000000000000	-
A America Strain	10100101010101010101010101110111011101	201010/202000010101010101101101100110001000	-
Manuto	fiel		
ALIGNAS_TDO_GUS.			
ABRITTAS_TOK_GLEL			
ARKITTAG_TTK_GUR			
ADDUTTING THIS GATE			

**Fig-6**:Simulation showing data transmission from input node(n1)on top plane to output node(n16)on bottom plane depicting data path through output pins of intermediate nodes(n1,n5,n9,n13,n14,n15,n16)

The design and timing summary for 2D 4x4 NOC is shown below. The maximum operating frequency for 2D 4x4 NOC is 382 Mhz



Fig-7: Design summary for 2D 4x4 NOC

Т



International Research Journal of Engineering and Technology (IRJET) www.irjet.net

e-ISSN: 2395 -0056 p-ISSN: 2395-0072



Fig-8: Timing summary for 2D 4x4 NOC

The design and timing summary for 3D 4x4 NOC is shown below. The maximum operating frequency for 3D 4x4 NOC is 378 Mhz

	# X 🦯	B Design Overview		10	W Bester 24	Desired Challes (Int.)	ATTACK BARAN	
Vienc 🛊 🗑 Implementation 🔿 🙀 Simulation		Summary		President Falser	test2 vine	Parsey Frence	(0) 2010 - 01.000	la From
Herarchy		Module Level Utilizat	ation	Hadale Name	Mar. 30,800	Inchemental	ion State:	Centrained
	6	Timing Constraint		Tarout Devicer	w 74107. 2ven134	+ France		Un Froma
	Ø	D Pinout Report		Product Version:	197 13.4	• Warns	IOC	1994 Warmote [1934 new]
(10)     (10)		State Timing		Desine Coat	Relayard.	+ Doutie	a feady	
		Errors and Warnings		Design Stratemy	View Default Lorinci	• Tenin	Constraints:	
		Synthesis Messages		Environment:	System Settings	+Final 1	iming Score:	
		Translation Messa	15					
		- Place and Route 3	lessages		Device Utilizatio	n Summary (estimat	ed values)	
		- D Timing Messages		Logic Utilization		Used	Available	Utilization
		All Implementation Mes	n Messages	Number of Sice Regis	aers	6605	12580	a
		Detailed Reports		Number of Sice LUTS		8178	6340	0 1
- E Decia Summeru/Reasts	1	Synthesis Report		Number of fully used	U/T-FF pairs	6596	858	8 7
Design Utilities     User Constraints     Swittenine - XX		Design Properties		Number of bonded 10	ês 🛛	22:00	23	0 505
		Optional Design Summary Co	susage Filtening Summary Contents	Number of BUFGBUF	OCTRLs	2	3	2
View RTL Schematic	11	Show Clock Report						
Ven Technology Schematic     Ocheck Syntam     Generate Parce Synthesis Simulation Model     Generate Parce Synthesis Simulation Model     Generate Parcy and Technology Schemating File		Show Failing Constraints     Show Warrings		F		Detailed Reports		
		Show Errors		Report Same	Status Gree	rated In	rors Warnings	Infos
		-		Synthesis Report	Current Tue A	ar 26-09:50:00 2036 0	1994 Warning	s (1904 new) 118 Infos (
Rt Desgn ) Files () Libraries	3	Cesign Summary (Synthesized)		NY Router_3d (RTL1)	D E Desg	n Summery Dynthesized	0	
bigory								
Design Objects of Top Level Block					Propr	rities: (No Selection)		
* Pint	Signa	uis .	Name			* Value		

Fig-9: Design summary for 3D 4x4 NOC



Fig-10: Timing summary for 3D 4x4 NOC

The internal architecture for 2D 4x4 NOC and 3D 4x4 NOC is shown below



Fig -11: Internal Architecture for 2D 4x4 NOC

EE Project Navigator (0.87xd) - D12018 Projects Suchmarproject dest24est2.vise	[Main_30_NOC (RTL1)]			
Ele Edit View Project Source Process Jools Window Leyout h	kip			1.1
DƏ日네티 XOOX   ♥ ☞ ↗↗@@# @		Ef 9		
sgn +- D #		1.0	20 1	
Vesi: 🖲 🖓 Inglementation 🗇 🕅 Simulation	192			
Herechy	20			
Intel         Intel (Monto Bagg334)           Image: Manual D, MOC.el         Image: Manual D, MOC.el           Image: Monte D, Monte D, Monte D, MOC.el         Image: Manual D, MOC.el           Image: Manual D, MOC.el         Image: Manual D, MOC.el           Image: Manual D, MOC.el         Image: Monte D, MOC.el           Image: Manual D, MOC.el         Image: Monte D, MOC.el           Image: Manual D, MOC.el         Image: Monte D, MOC.el           Image: Monte D,	0 9 D 2 0			
We houses forms     We house forms     We house forms     We house form     We house for				
Start R Design These Litrates	<ul> <li>Design Summary (Synthesized)</li> </ul>	XY Router 3d (RTL1)	Summery (Synthesized) [3] [2] Hain 30_NOC (KTL)	0
a by Catholic v				
Design Objects of Top Level Block			Properties of Instance: ul	
stances A + Pars A	Signals *	Name	* Value	
A Main JD_NOC	III A Main_30_NOC	Type Instance Name	XY_Router_3d vd	
Console O Brows 1 Warrings A Red in Files Results I Wave by Ca d view such that the entire contents is visible	Maxi			[196

Fig-12: Internal Architecture for 3D 4x4 NOC

DOBRE NODXING - FFBBAS		\$? ► Z * ?		
Non-R         B Solution         B Solution           Image: Image in the state	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			
() Iohneems Runny     () Iohneems Runny				
Conserved Design of File     Conserved Design of File     Start #Q Design Of File     Design Objects of Top Level Block	2 Design Summary Synthesis	red) 🔲 🛃 XY Jacober Ja (1771)	1 1 1 Desgn Surmary (Synthesized)	x (#1.1) 🚺 +• 0 Ø
Instances Pins S	Signals	^ Name	* Weber	

Fig-13: Top level RTL for 3D 4x4 NOC

# **4. CONCLUSION AND FUTURE WORK**

The 3D NOC router is designed using Verilog HDL, simulated by Modelsim and prototyped by using FPGA. 3D 4x4 Mesh type NOC is constructed by placing two 2D 4x4 NOC placing one above another. Router uses routing algorithm called X-Y Routing algorithm which will avoid deadlock and hot spot by using priority encoders. Router designed is buffer less since the data is transferred at a speed of 1 clock per node and does not require buffers to store data. This is an improvement over other NOCs since it saves a lot of memory and improves performance. The simulation results show that it also improves the area utilization. The future work involves extending the number of nodes to 5x5 ,6x6 and so on and also increasing the layers vertically above one another.

# REFERENCES

- [1] M. Bahmani, A. Sheibanyrad, etc., "A 3D-NoC Router Implementation Exploiting Vertically-Partially-Connected Topologies," Proceeding of IEEE Computer Society Annual Symposium on VLSI, pp.9-14,2012.
- [2] A. B. Ahmed, A. B. Abdallah, "LA-XYZ: Low Latency, High Throughput Look-Ahead Routing Algorithm for 3D Network-on-Chip (3D-NoC) Architecture," Proceedings of IEEE 6th International Symposium
- [3] C. H. Chao, K. Y. Jheng, H. Y. Wang, J. C. Wu, and An-YeuWu, "Traffic- and thermal-aware run-time thermal management scheme for 3D NoC systems," in Proc. ACM/IEEE Int. Symp. Networks-on-Chip (NoCS), Grenoble, France, pp. 223-230, May 2010.
- [4] R. S. Ramanujam and B. Lin, Near-optimal oblivious routing on three dimensional mesh networks, in Proc. IEEE Int. Conf. Comp. Design, Lake Tahoe, CA, 2008.
- [5] An efficient hierarchical router for large 3D NoCs Walid Lafi, Didier Lattard, Ahmed Jerraya CEA-LETI, MINATEC Grenoble, France 2010
- [6] Bartzas, A., Skalis, N., Siozios, K., Soudris, D.: Exploration of alternative topologies for application-specific 3d networksonchip.In: Proc. of WASP 2007.
- [7] D. Park, S. Eachempati, R. Das, A. Mishra, Yuan Xie, V. Narayanan, C. Das, "MIRA: A Multi-layer On Chip Interconnect Router Architecture", Proceedings of Annual International
- [8] Rahmani, A.-M.; Latif, K.; Vaddina, K.R.; Liljeberg, P.; Plosila,J.; Tenhunen, H.; , "Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures," Networks on Chip (NoCS), 2011 Fifth IEEE/ACM International Symposium on , vol., no., pp.65-72, 1-4 May 2011Symposium on Computer Architecture (ISCA), pp. 251-261, June 2008.
- [9] A Turn Model Based Router Design for 3D Network on Chip Bouraoui Chemli and Abdelkrim Zitouni 2014
- [10] A Combined Mapping and Routing Algorithm for 3D NoCs Based on ASP Benjamin Andres, Martin Gebser and Torsten Schaub University of Potsdam, Germany 2014
- [11] Analysis of Routing Algorithm for 3D NoC Architecture ASHWIN W. MOTIKAR1, SHILPA P. MESHRAM2 Vol.03, Issue.06, May-2014
- [12] Kim, J., C. Nicopoulos, D. Park, R. Das, Yuan Xie, N. Vijaykrishnan, C. R. Das."A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures.";Proceedings of the Annual International Symposium on Computer Architecture (ISCA), pp. 138-149, June 2007.