

IMPLEMENTATION OF SHIFT REGISTER USING DOUBLE EDGE TRIGGERED FLIP-FLOP

PADMA PRIYA.M¹, KARTHICK.N²

¹PG scholar (VLSI Design), ECE Dept., Gnanamani College of Technology, Namakkal,

²Assistant Professor, ECE Dept., Gnanamani College of Technology, Namakkal, Tamil Nadu.

Abstract: The Shift register can be designed by using double edge triggering method. This double edge triggering method responds at both the edges of the clock applied. So that the shift register can perform faster. In addition clock branch sharing scheme is used with this method. This CBS_ip design has an improvement of up to 20% and 12.4% in view of power consumption and PDP, and also it reduces the number of clocked transistors in the design. It employs conditional discharge and split-path techniques to further reduce switching activity and short-circuit currents, respectively.

Keywords: Shift Register, Double edge, flip-flop, low power, CBS_ip.

I. INTRODUCTION

A SHIFT register is the basic building block in a VLSI circuit. Shift registers are commonly used in many applications, such as digital filters, communication receivers, and image processing ICs. In image processing as the word length of the shifter register increases, the area and power consumption of the shift register become important design considerations. Shift registers are a type of sequential logic circuit, mainly for storage of digital data. They are a group of flip-flops connected in a chain so that the output from one flip-flop becomes the input of the next flip-flop. Most of the registers possess no characteristic internal sequence of states. All flip-flop is driven by a common clock, and all are set or reset simultaneously.

II. TECHNIQUES FOR IMPLEMENTING DOUBLE EDGE TRIGGERED FLIP-FLOPS

The art of DEFF and categorize into three groups: conventional DEFF, explicit pulsed DEFF, and implicit pulsed DEFF. For these three categories, the analysing has been going to the clock pulse generating scheme as well as the data latch scheme. The DEFF design will use more clocked transistors than Single edge triggered (SEFF) design generally. However, the DEFF design should not increase the clock load too much. The DEFF Design should aim at saving energy both on the distribution network (by halving the frequency) and flip-flops. It is preferable to reduce circuits 'clock loads by minimizing the number of clocked transistors. Furthermore, circuits with reduced switching activity would be preferable. Low swing capability is very helpful to further reduce the voltage on the clock distribution network for power saving, if applicable. Due to the fact that voltage scaling can reduce power efficiently, the cluster voltage scaling(CVS) systems are widely used.

III. CLOCK BRANCH SHARING IMPLICIT PULSED FLIP-FLOP (CBS_IP)

Conventional DEFFs duplicate the area and the load on the inputs. Explicit pulsed DEFFs use external clock pulse generators, which increase the power. In addition, explicit pulsed DEFFs can not work with dynamic logic. SPGFF uses implicit pulsing; however, it has four internal redundant switching nodes. Unlike SPGFF, DECPFF eliminates the redundant switching activity, however, the number of clocked transistors reaches 21, and the clock branch duplicating structure is complex. To ensure efficient implementation of double-edge clock triggering in an implicit pulsed environment

and to overcome the problem with previous implicit pulsed flip-flops which is the large clock load, a novel clock branch sharing topology is proposed.

The sharing concept is similar to the single transistor clocked FF and another clock branch sharing flip-flop. In this new clock branch sharing scheme, Fig.1CBS_ip, the two groups of clocked branches in the previous clock branch separating scheme (DECPFF) are merged; (N1, N3), (N2, N4) are shared by the first stage and second stage (in the dotted circle). Note that a split path (node X does not driven MOS N6 of the second stage, which is in the output discharging path) is used to ensure correct functioning after merging. The advantage of this sharing concept is reflected in reducing the number of transistors required to implement the clocking branch of the double-edge triggered implicit-pulsed flip-flops. Without this sharing, the number of clocked transistors would be much larger than the number of transistors used with the sharing concept. Recall that clocked transistors have a 100% activity factor and consume a large amount of power. Reducing the number of clocked transistorises an efficient way to decrease the power. Using Pseudo nMOS (always on pMOS P1) in CBS_ip takes advantage of the fact that D and Qb have inversed polarity resulting from the conditional discharge technique.

The discharging path only stays ON for a short while, yielding only a little short circuit current. An inverter is placed after Q, providing protection from direct noise coupling. The double edge triggering operation of the flip-flop, Fig.1CBS_ip, is as follows. Q_fdbk is used to control N7. When CLK rises, CLKB will stay high for a short interval of time equal to one inverter delay. During this period, the clocked branch (N1 and N3) turns on and the flip-flop will be in the evaluation period. Note that the other clocked branch (N2 and N4) is disconnected.

When CLK falls, CLKB will rise, and CLKB_delay will stay HIGH for one inverter delay period during which the transistors N2 and N4 are both on, and the flip-flop is in the evaluation mode. The first stage in the design is responsible for capturing input transitions of D. The internal node X will discharge causing the outputs Q and Qb to be HIGH and LOW, respectively; N7 turnoff by ; If the input D stays "1," the first stage is disconnected from ground in the later evaluations preventing node X from experiencing redundant switching activity. The second stage, on the other hand, is responsible for capturing the input transitions. In this case, the falling transition of the input will cause the pull down network of the second stage to be ON and, thus, forcing the output nodes Q and Qb to be 0 and 1, respectively. Using a split path in CBS_ip (P2 is driven by X, N2 by Irrespectively), the capacitance on node X is much smaller than that on node Q, which causes a significant difference in propagation delay through the FF. The reason for this is that node X only drives one device, P2. To further reduce latency, clocked inverters I1 and I2 are placed to drive bottom clocked transistors N1 and N2, respectively. Before the clock rising/falling edge, the output of I1/I2 turns on N1, N2, respectively, thus, the internal nodes A and B are discharged to ground before evaluation correspondingly, and this can reduce the discharge time.

Though it has four stacked transistors in the first stage, the above methods (split path, and




Fig.1 CBS_ip

moving the early signals near GND) help to reduce the high stack's negative effect on delay.

Using the conditional discharge technique, Q_{fdbk} turns off $N7$ in two gate delays, so we need not use a 3-inverter delay in the clock pulse window. The one inverter window width insufficient for node X to discharge to ground. The reasons are as follows. First, node X has a much smaller capacitive load than that at Q . Further, we can adjust the one-inverter-delay by weakening the nMOS in $I1$ and $I2$. Note that the nMOS in $I2$ and $I1$ control the gate of $N1$ and $N2$. Weakening of the nMOS can be achieved by using the width, and increasing the length (L) of the nMOS (since the resistance is proportional to L/W). So, when L increases, the resistance increases. This allows $N1$ and $N2$ to stay ON longer after the clock rising/falling edge, respectively, before being turned off by the nMOS in $I1$ and $I2$, thus, enlarging the pulsewidth. For the four stacked transistors, $N5$, $N1$, $N3$, and $N7$, charge sharing may occur when three of them become ON at the same time. A properly sized always-ON pMOS $P1$ enables a constant charging path, which reduces the effect of charge sharing. $P1$, $N1$, $N2$, and $N3$ should be properly sized to ensure a correct noise margin; the value of VOL should be small.

In summary, the clock-sharing scheme reduces the number of clocked transistors. The reduction of the number of clocked transistors reduces the switching activity, decreasing the power usage. Also, the pseudo-nMOS replaces the pMOS clocking scheme. In addition, the conditional discharge technique and split




Fig.2 Layout of CBS_ip


path technique are used to reduce redundant switching activity at node X and reduce the short circuit power consumption, respectively.

IV. ARCHITECTURE OF SHIFT REGISTER WITH PROPOSED METHOD

The architecture of the shift register is designed with flip-flops (master-slave) with DEFF. CBS_ip is shown in the Fig.3.

The operation of CBS_ip was given above. With that it combines with DEFF and gives the DEFF CBS_IP total performance. Then the Shift register is combined here for evaluating the performance with the proposed.

The output of the DEFF CBS_ip has been given to the shift register where it starts to operate its shifting operation. And the total operation performance simulation results are shown below. While evaluating it shows better performance with the improvement of up to 20% and 12.4% in view of power consumption and PDP.






Fig.3 Shift register with DEFF CBS_ip

V.SIMULATION RESULTS

Simulated Waveforms of the Proposed Shift Register




Fig.4




Fig.5




Fig.6

VI.CONCLUSION

The proposed CBS_ip uses a clock branch sharing scheme to sample the clock transitions, which efficiently reduces the number of clocked

transistors and results in lower power while maintaining a competitive speed. It employs the conditional discharge technique and the split path technique to reduce the redundant switching activity and short circuit current, respectively. The CBS_ip flip flop has the least number of clocked transistors and lowest power; hence, it is suitable for use in high-performance and low-power environments. It combines with double edge triggered flip-flop where the DETFF responds at both the positive and negative edges, so that the operation speed increases with reduced power consumption. This design has an improvement of up to 20% and 12.4% in view of power consumption and PDP.

REFERENCES

- [1] P. Zhao, T. Darwish, and M. Bayoumi, "High-performance and lowpowerconditional discharge flip-flop," *IEEE Trans. Very Large ScaleIntegr. (VLSI) Syst.*, vol. 12, no. 5, pp. 477–484, May 2004.
- [2]B.Kong, S. Kim, and Y. Jun, "Conditional-capture flip-flop for statistical power reduction," *IEEE J. Solid-State Circuits*, vol. 36, no. 8, pp. 1263–1271, Aug. 2001.
- [3] H. Kawaguchi and T. Sakurai, "A reduced clock-swing flip-flop (RCSFF) for 63% power reduction," *IEEE J. Solid-State Circuits*, vol.33, no. 5, pp. 807–811, May 1998.
- [4] U. Ko and P. Balsara, "High-performance energy-efficient D-flip-flop circuits," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 8, no.1, pp. 94–98, Feb. 2000.
- [5] J. Yuan and C. Svensson, "High-speed CMOS circuit technique," *IEEE J. Solid-State Circuits*, vol. 24, no. 1, pp. 62–70, Feb. 1989.
- [6] B.Nikolic, V. G. Oklobzija, V. Stojanovic, W. Jia, J. K. Chiu, and M.M. Leung, "Improved sense-amplifier-based flip-flop: Design and

measurements," *IEEE J. Solid-State Circuits*, vol. 35, no. 6, pp. 876–883, Jun. 2000.

[7] H. Partovi, R. Burd, U. Salim, F. Weber, L. DiGregorio, and D. Draper, "Flow-through latch and edge-triggered flip-flop hybrid elements," in *Proc. IEEE Dig. ISSCC*, 1996, pp.

[8] F. Klass, C. Amir, A. Das, K. Aingaran, C. Truong, R. Wang, A. Mehta, R. Heald, and G. Yee, "Semi-dynamic and dynamic flip-flops with embedded logic," in *Symp. VLSI Circuits, Tech. Dig. Papers*, 1998, pp. 108–109.

[9] J. Tschanz, S. Narendra, Z. Chen, S. Borkar, M. Sachdev, and V. De, "Comparative delay and energy of single edge-triggered and dual edge triggered pulsed flip-flops for high-performance microprocessors," in *Proc. ISPLED*, 2001, pp. 207–212.

[10] W. Chung, T. Lo, and M. Sachdev, "A comparative analysis of lowpower low-voltage dual-edge-triggered flip-flops," *IEEE Trans. VeryLarge Scale Integr. (VLSI) Syst.*, vol. 10, no. 6, pp. 913–918, Dec. 2002.

[11] M. Pedram, Q. Wu, and X. Wu, "A new design of double edge triggered flip-flops," in *Proc. ASP-DAC Asian South Autom. Conf.*, 1998, pp. 417–421.

[12] F. Mo, J. Yu, and Q. L. Zhang, "A CMOS static double-edge-triggered flip-flop," *Semicond. Technol.*, vol. 24, no. 5, pp. 52–57, 1999.

[13] T. Johnson and I. Kourtev, "A single latch, high-speed double-edge triggered flip-flop (DETFF)," in *Proc. IEEE Int. Conf. Electron., CircuitsSyst.*, 2001, pp. 189–192.

[14] K. H. Cheng and Y. H. Lin, "A dual-pulse-clock double edge triggered flip-flop for low voltage and high speed application," in *Proc. 2003 Int. Symp. Circuits Syst.*, 2003, pp. 425–428.

[15] C. L. Kim and S. Kang, "A low-swing clock double edge-triggered flip-flop," *IEEE J. Solid-State Circuits*, vol. 37, no. 5, pp. 648–652, May 2002.

[16] N. Nedovic' and V. G. Oklobd'zija, "Dual-edge triggered storage elements and clocking strategy for low-power systems," *IEEE Trans. VeryLarge Scale Integr. (VLSI) Syst.*, vol. 13, no. 5, pp. 577–590, May 2005.

[17] P. Zhao, T. Darwish, and M. Bayoumi, "Low power and high speed explicit-pulsed flip-flops," in *Proc. 45th IEEE Int. Midw. Symp. CircuitsSyst. Conf.*, 2002, pp. 477–480.

[18] "Low power conditional-discharge pulsed flip-flops," in *Proc. Int. Conf. Embedded Syst. Applicat.*, 2003, pp. 204–209.

[19] V. Stojanovic and V. Oklobdzija, "Comparative analysis of master-slave latches and flip-flops for high-performance and low power system," *IEEE J. Solid State Circuits*, vol. 34, no. 4, pp. 536–548, Apr. 1999.