VHDL Based Implementation of AES system using FPGA
Mr. Abhilash Donge¹, Mr.Pankaj kumar², Mr.Sushant kumar³, Mr.Swapnil Ghodke⁴.
⁵prof. J. Shelke,
¹²³⁴Dept. of Electronics and Telecommunication Engineering, PJLCE, Maharashtra, India.
⁵Professor, Department of Electronics & Telecommunication Engineering, PJLCE, Maharashtra, India.

Abstract- This project is basically designed to implement an encryption and decryption unit based on Advanced Encryption standard on a single chip by using VHDL algorithm. The basic working contains the encryption of plain text using a keyword of 128 bits as a input. Both the inputs are EX-OR and converted into state matrix of 4*4. The encryption process consist of shifting of rows, mixing of columns for 7 rounds. After this the resultant output is EX-OR with another Keyword. This results in Cipher text of 128 bits. During Decryption, the process get reversed. Data path and control unit are designed for both cipher and decipher block, after that respective data path and control unit are integrated using structural modeling style of VHDL. Xilinx ISE_14.2 software is being used for the purpose of simulating and optimizing the synthesizable VHDL code. The working of the implemented algorithm is tested using VHDL test bench wave form of Xilinx ISE simulator and resource utilization is also presented for a targeted Spartan3e XC3s500e FPGA.

Key Words: S-Box, Shift Row, Mix Column, Add-Round key, Inv-Sbox, Inv-Shift Row, Inv-Mixed Column, Sub bytes, Key Schedule, Control Unit.

1. INTRODUCTION

Cryptographic algorithms are utilized for security services in various environments in which low cost and low power consumption are key requirements. Wireless Local Area Networks (WLAN), Wireless Personal Area Networks (WPAN), Wireless Sensor Network (WSN), and smart cards are example of such technologies. In January 1997, The National Institute of Standards and Technology (NIST) invited proposals for new algorithms for the advanced encryption standards (AES) to replace the old data encryption standards (DES). After two round of evaluation on the 15 candidate algorithms, NIST selected the Rijendael as the AES algorithm [1] in October 2000.

1.1 ENCRYPTION

![Fig-1: Block diagram of AES System](image)

The Basic block diagram of AES System shown above explains about the working of the system. In this the two inputs plain text of 128 bits and keyword of 128 bit size are EX-OR with each other and the resultant output is replaced with the standard algorithm (Look Up Table). The encryption process is performed on this State matrix and a counter of 7 is performed. The Resultant Output is again EX-OR with the another keyword and a cipher Text is generated.

1.2 FLOW CHART

![Fig-2: Flow chart of AES System](image)
1.3 DECRYPTION

The principle design of Advanced Encryption Standard (AES) is based on substitution permutation network, hence take a block of the plain text and the key as input.

The plain text is of 128 bit (32bit×4) and the cipher key is also of 128 bit. Initially the user keys are XOR with the plain text This round is called as initial round thus gives State Matrix of 4×4. On this Matrix various operations are performed that are Sub byte and Shift row, Mix Columns and Add round key. These process are continue up to 10 rounds. The Expanded key is EX-OR with the result of tenth round. After that we get the Cipher Text.

2.1 S-BOX TRANSFORMATION

The Sub-byte transformation is a non-linear byte substitution that operates independently on each byte of the state using a substitution table.

\[
\begin{array}{cccccccccc}
A & B & C & D & E & F & G & H & I & J \\
0 & 03 & 3e & 7c & 17 & 56 & 95 & d4 & 1e & 59 \\
1 & 1c & 5e & 9b & 35 & 74 & b3 & f2 & 31 & 78 \\
2 & 2d & 6e & a5 & e2 & 8b & c0 & 61 & a9 & 4e \\
3 & 37 & 76 & b5 & f4 & 33 & 72 & b1 & 6a & a8 \\
4 & 4c & 8e & ce & 8f & 30 & 79 & b8 & 67 & a6 \\
5 & 56 & 95 & d4 & 1e & 59 & 3e & 7c & 17 & 56 \\
6 & 67 & a6 & 4e & 8f & 30 & 79 & b8 & 67 & a6 \\
7 & 78 & b9 & f2 & 33 & 72 & b1 & 6a & a9 & 4e \\
8 & 89 & cb & f8 & 37 & 76 & b5 & f4 & 33 & 72 \\
9 & 9a & df & f0 & 30 & 79 & b8 & 67 & a6 & 4e \\
A & a0 & e7 & 66 & 4d & 84 & 23 & 6a & a9 & 4e \\
B & b0 & e5 & 6c & 4e & 85 & 24 & 6b & ab & 4f \\
C & c1 & e4 & 6d & 4f & 86 & 25 & 6c & ac & 4g \\
D & d2 & e3 & 6e & 4e & 87 & 26 & 6d & ad & 4h \\
E & e3 & f0 & 70 & 30 & 8a & 27 & 6f & af & 50 \\
F & f1 & f9 & 78 & 39 & 8b & 28 & 70 & ab & 51 \\
\end{array}
\]

Fig-3: Look up table.

For example, if \( s1,1 = (53) \), then substitution value would be determined by the intersection of the row with index '5' and the column with index '3' in figure 3. This result in \( s'1,1 \) having a value of \( 0d \).

2.2 SHIFT ROW TRANSFORMATION

In the shift row transformation, the byte in the last three rows of the state are cyclically shifted over different number of byte (offset): the first row, \( r=0 \), is not shifted. The shift row transformation is proceed as follows:

\[
S'_{r,c} = S_{r,(c+\text{shift}(r,Nb))}\mod \text{Nb} \quad \text{for } 0 < c < 4 \text{ and } 0 \leq c < \text{Nb}.
\]

\[
\begin{array}{cccc}
S0 & S0,0 & S0,1 & S0,2 & S0,3 \\
S1 & S1,0 & S1,1 & S1,2 & S1,3 \\
S2 & S2,0 & S2,1 & S2,2 & S2,3 \\
\end{array}
\]

Fig 4.- Original Matrix

This has the effect of moving bytes to “lower” position in the row (lower value of 'C'), while the "lowest" bytes wrap round into the "top" of the row (higher value of 'C' in a given row).

\[
\begin{array}{cccc}
S'0,0 & S'0,1 & S'0,2 & S'0,3 \\
S'1,1 & S'1,2 & S'1,3 & S'1,0 \\
S'2,2 & S'2,3 & S'2,0 & S'2,1 \\
\end{array}
\]

Fig 5.- After shifting cyclically.

2.3 MIX COLUMNS TRANSFORMATIONS

The Mix columns transformation operates on the state column by column as a four term polynomial. The column are consider as polynomials over GF(2^8) and multiplied modulo \( x^4 + 1 \) with a fixed polynomial \( a(x) \), given as follows.

\[ a(x) = (03)x^3 + (01)x^2 + (01)x + (02). \]

This can be written in matrix form as follows.

\[
S' = a(x) \text{ XOR } S(x)
\]

\[
\begin{bmatrix}
S'0,c \\
S'1,c \\
S'2,c \\
S'3,c
\end{bmatrix}
= \begin{bmatrix}
02 & 03 & 01 & 01 \\
01 & 02 & 03 & 01 \\
01 & 01 & 02 & 03 \\
03 & 01 & 01 & 02
\end{bmatrix}
\begin{bmatrix}
S0,c \\
S1,c \\
S2,c \\
S3,c
\end{bmatrix}
\]

The Mix column transformation is as follows,

\[
\begin{array}{cccc}
S0 & S0,0 & S0,1 & S0,2 & S0,3 \\
S1 & S1,0 & S1,1 & S1,2 & S1,3 \\
S2 & S2,0 & S2,1 & S2,2 & S2,3 \\
S3 & S3,0 & S3,1 & S3,2 & S3,3 \\
\end{array}
\]
For $0 \leq C < N_b$ (Nb = 4 for 128-bit)

2.4 ADD ROUND KEY TRANSFORMATION

In this transformation, a round key is added to the state by a simple XOR operation. Each Round key is consist of Nb words from the key schedule and these words are each added into the columns of state, such that,

For example,

Round 0 = (output of mix column) XOR (round key)

This process is continues up to the $10^{th}$ round.

2.5 KEY EXPANSION

The AES algorithm takes the cipher key, $k$ and performs a key routine to generate a key schedule. The key expansion generates a total of $N_b (N_r+1)$ words: The algorithm requires an initial set of $N_r$ rounds requires $N_b$ words of key data. The resulting key schedule consists of a linear array of 4-byte words.

3. OUTPUT:

3.1 BYTE SUBSTITUTION-

3.2 SHIFT ROW-

3.3 MIX COLUMN-

3.4 ADD ROUND KEYS-

4. CONCLUSIONS

Here, the development of AES encryption part has been performed using VHDL code and the resultant outputs are given above. The physical implementation of the design is conducted using FPGA ALTERA MAX300A device. The main advantage of encryption part is saving of area by reordering of sub bytes and shift rows which are the process of calculating 4 bytes of data.

REFERENCES

1. ADVANCED ENCRYPTION STANDARD, Federal Information Processing Standards Publication 197, November 26, 2001