

# HIGH PERFORMANCE BAUGH WOOLEY MULTIPLIER USING

## CARRY SKIP ADDER STRUCTURE

R.ARUN SEKAR<sup>1</sup> B.GOPINATH<sup>2</sup>

<sup>1</sup>Department Of Electronics And Communication Engineering , Assistant Professor, SNS College Of Technology, Coimbatore, India.

<sup>2</sup>Department of Electronics and communication Engineering , Associate Professor, Info Institute of Engineering, Coimbatore, India.

---

**Abstract:** *The Baugh-Wooley algorithm is a fine recursive algorithm for performing multiplication in number of digital signal processing applications. The critical path delay is reduced by using this algorithm and the speed is enhanced. In this research paper a high speed multiplier is designed and implemented using decomposition logic and Baugh-Wooley algorithm. The outcome is compare with vedic and modified booth multiplier. FPGA based architecture is presented and design has been implemented using Xilinx 12.3. Here the number of partial products has been reduced and its performance has been increased. We apply the Baugh-Wooley algorithm in different Multipliers and the Baugh-Wooley multipliers exhibit less delay, less power dissipation and smaller area than vedic and modified-Booth multipliers.*

**Keywords:** Carry skip adder (CSA), Baugh wooley multiplier, high performance, Modified booth multiplier, vedic Multiplier.

### I. INTRODUCTION

Multipliers play a vital role in various high performance systems such as Microprocessor, FIR filters, Digital Processors, etc. Multipliers are a crucial part of the modern electronic era. Multipliers can found electronics systems that run compound calculations especially in DSP processor,

Microcontroller and Microprocessor. Many transform algorithms like Fast Fourier transforms (FFTs), DFT etc make use of various multipliers Multiplication is an important arithmetic operation and multiplier implementations date a number of decades back in time. Multiplications were originally performed by iteratively utilizing the ALU's adder. As time constraints became stricter with increasing clock rates, keen multiplier hardware implementations such as the array multiplier were introduced. Low power adder circuits have become very important in VLSI industry.

### 1.1 Adder Circuits

Adder circuit is one of the important building blocks in DSP processor. Adder is the main component in most of the arithmetic unit. Adders plays important component in digital systems because of the more number for use in other essential digital operations such as subtraction, multiplication and division. Hence, the improving performance of the digital adder increase the execution of various binary operations in a circuit consisting of different blocks. There are many plant on the subject of optimizing the speed and power of






Figure 3.1 Structure of BAUGH WOOLEY multiplication

IV. MODIFIED BOOTH MULTIPLIER

Booth introduced an capable multiplication algorithm [8], which has a reduced delay in order of  $O(\log n)$ . The logarithmic raise in delay with respect to operand size provides speed gain over array multiplier which has a linear raise in delay. In this multiplier architecture all the bits of all the partial products in a column are added together in similar without the propagation of any carries.




Figure 4.1 Structure of MODIFIED BOOTH MULTIPLIER

The process is repeated till there is only two rows of the matrix is left, the two rows are then added with a fast adder. Here a 3:2 compressor is used which is based on carry save adder. The modified Booth multiplier is shown Figure 4.1.

V. VEDIC MULTIPLIER

Oldest method of multiplication. Here adders are used for multiplications. Different types of adders can be used for multiplication. The efficient adder used is carry skip adder (CSA). The architecture of vedic multiplier is shown in figure 5.1. In this multiplier architecture all the bits of all the partial products in a column are added together in similar without the propagation of any carries.




Figure 5.1 Structure of MODIFIED BOOTH MULTIPLIER

VI. RESULT AND DISCUSSION

The design planned in this paper has been developed using XILINX ISE 13.2. Decomposition logic is implemented with Baugh-Wooley multiplier which shows the improved results in terms of path delay and speed. The design

operates on maximum frequency of 95.9MHz. The considerable raise in speed make the design suitable for many high performance system such as Digital Signal Processors, FIR filters, Microprocessors etc. When multiplying twos compliment numbers directly, each of the part products to be added is a signed numbers. Thus all partial product has to be sign extended to the width of the final product in order to form a correct sum by the Carry Skip Adder (CSA) tree.

## VII. CONCLUSION

The logic depth through the reduction tree differs by only one or two full adders for a modified-Booth,vedic and Baugh-Wooley implementation of the same operand bit-width. Considering that the critical path of a modified-Booth multiplier is located in its encoder and decoder, it is difficult to envision a modified-Booth implementation that can be much faster than a Baugh-Wooley implementation, regardless of the recoding scheme used. Taking power, energy per operation, and area into consideration, it is clear that the gain by reducing the reduction circuitry is lost in the recoding circuitry, making a modified-Booth implementation perform worse than a Baugh-Wooley implementation

## REFERENCES

1. T. K. Callaway and J. Earl E. Swartzlander, "Power-Delay Characteristics of CMOS Multipliers," in Proceedings of the 13th IEEE Symposium on Computer Arithmetic, June 1997, pp. 26–32.
2. O.L.MacSorley, "High Speed Arithmetic in Binary Computers," in Proceedings of the IRE, vol. 49, no. 1, January 1961, pp. 67–97.
3. J. Fadavi-Ardekani, "MxN Booth Encoded Multiplier Generator Using Optimized Wallace trees," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 1, no. 2, pp. 120–125, 1993.
4. W.-C. Yeh and C.-W. Jen, "High-Speed Booth Encoded Parallel Multiplier Design," IEEE Transactions on Computers, vol. 49, no. 7, pp. 692–701, July 2000.
5. S. K. Hsu, S. K. Mathew, M. A. Anders, B. R. Zeydel, V. G. Oklobdzija, R. K. Krishnamurthy, and S. Y. Borkar, "A 110 GOPS/W 16-bit Multiplier and Reconfigurable PLA Loop in 90-nm CMOS," IEEE Journal of Solid-State Circuits, vol. 41, no. 1, pp. 256–264, January 2006.

6. H. Eriksson, P. Larsson-Edefors, M. Sheeran, M. Sjalander, D. Johansson, and M. Schölin, "Multiplier Reduction Tree with Logarithmic Logic Depth and Regular Connectivity," in IEEE International Symposium on Circuits and Systems, May 2006.
7. C. R. Baugh and B. A. Wooley, "A Two's Complement Parallel Array Multiplication Algorithm," IEEE Transactions on Computers, vol. 22, pp. 1045–1047, December 1973.
8. M. Hatamian, "A 70-MHz 8-bit x 8-bit Parallel Pipelined Multiplier in 2.5- $\mu$ m CMOS," IEEE Journal on Solid-State Circuits, vol. 21, no. 4, pp. 505–513, August 1986.
9. M.Sjalander, "HMS Multiplier Generator," <http://www.sjalander.com/research/multiplier>, February 2008.