Design of 2\textsuperscript{nd} Order Sigma-Delta Modulator Using Reversible logic

Rohitsingh Khursel, Shubhangi Ugale, R.W. Jasutkar

PG(MTECH 4\textsuperscript{th} SEM)Dept Of Electronic and Communication Engineering, G.H.Raisoni Academy of Engineering and Technology, Maharashtra, India
Asst.Prof. Dept Of Electronics and Communication Engineering, G.H.Raisoni Academy Of Engineering and Technology, Maharashtra, India
Asst.Prof. Dept Of Electronics and Communication Engineering, G.H.Raisoni Academy Of Engineering and Technology, Maharashtra, India

Abstract – This paper proposes low complexity and low power consumption design of 2\textsuperscript{nd} order sigma-delta modulator using reversible logic gates. The proposed design constitutes modification in the integrator part of the block diagram of the 2\textsuperscript{nd} order Sigma-Delta Modulator which constitutes two op-amps. The proposed design will be better in terms of low power consumption and increase in speed. The modification is done in the integrator part of op-amp. Two reversible gates has been used in the integrator part of 2\textsuperscript{nd} order sigma-delta modulator. Fredkin and toffoli gates have been used for the modification purpose. Individual blocks would be design in 0.9nm CMOS technology and are integrated. Spice based simulation is carried out on individual blocks of the circuit in the tanner tool V.13.

Key Words: Sigma-Delta Modulator (\Sigma\Delta), SC (Switched capacitor), Fredkin gate (FG), Toffoli gate (TG), CMFBC (Common mode feedback circuit), Operational Amplifier (Op-Amp), Continuous time (CT).

1. INTRODUCTION

A 2\textsuperscript{nd} order \Sigma\Delta is a oversampled type of analog to digital convertor. Oversampling ADC has only one type that is \Sigma\Delta modulator. Oversampling convertor is able to achieve much higher resolution than the Nyquist rate convertors. The accuracy of these convertors doesn’t depend upon the component matching, precise sample and hold circuitry or trimming and hence they reduce circuit complexity up to a greater extent. Oversampling convertors uses switched capacitors and hence does not need any dedicated sample and hold circuit. \Sigma\Delta ADC is also called as noise shaping ADC. In \Sigma\Delta modulator the signal is modeled at a much higher rate as compared to the Nyquist rate. A low resolution quantizer is used within the feedback configuration to model the slight noise that comes during the conversion.

\Sigma\Delta is a robust technique of implementing high resolution analog to digital convertor in modern VLSI technology. The main advantage of the oversampling based technique is that the higher order filtering is done in the digital domain and that it doesn’t impose any stringent requirements on the analog blocks of the modulator. There are other higher order models available \Sigma\Delta which are being used for higher resolution though they are highly unstable, but the 2\textsuperscript{nd} order gives enough margins and can operate at a comparatively lower sampling frequency and is more stable as compared to the other orders of SDM. In this our aim is to modify the basic structure of 2\textsuperscript{nd} order SDM. Second order Sigma-Delta modulator using reversible gates and reduce the overall power consumption of the circuit.

1.1 Second Order Sigma-Delta Modulator

Above Fig1.1 shows the block diagram of 2\textsuperscript{nd} order Sigma-Delta modulator. In this block diagram there are two switched capacitor based integrator and 1bit quantizer circuit which is nothing but a comparator. In this the analog signal is being sampled at a sampling frequency of f, the quantizer used here is one bit which has only two values +\Delta/2 which can be modeled as a quantizer error e(n) to its input which is the so called difference between the output and the input i.e +\Delta/2, then we can treat the quantizer error as white noise E(Z). The transfer function of the 2\textsuperscript{nd} order sigma-delta modulator is given by

\[ Y(z) = X(z) z^{-1} + E(z) (1-z^{-1}) \]  

(1)

The performance of the A/D convertor is usually measured in terms of SNR for signal processing and communication application. The SNR is the ratio of power of signal at the output at a known frequency and the power at the rest of the frequency bins.
For the design and integration of a second order sigma-delta modulator it is important to gauge the sensitivity of the system’s performance to various circuit non-idealities. There are several non-idealities that are characteristics for analog circuit implementation.

1.2 Switched Capacitor Based Integrator

Fig 1.2 shows fully differential switched capacitor integrator used in the 2nd order sigma-delta modulator circuit. As the sigma-delta modulators are sampled data system, they are readily implemented using switched capacitor (SC) circuit in CMOS technology. The reason for adopting the differential configuration is that to ensure power supply rejection, clock feed through, lower switch charge injection errors and increased dynamic range.

2. Reversible Logic Gates

Reversible logic has gained great attention in recent years because of their ability to reduce power dissipation which forms the main requirement in low power VLSI design. It has many area of applications in low power CMOS and optical information processing, DNA computing quantum computation and nanotechnology. According to lauder’s the amount of energy dissipated for every irreversible bit operation is at least KTIn2 joules, K is the Boltzmann constant and T is the temperature at which operation is performed.

A reversible logic gate is an n-input an n-output logic device with one to one mapping. This helps to determine the output from the input and also the inputs can be uniquely recovered from the outputs. In reversible logic fan-out is not possible as one-to-many concept is not reversible. The important reversible gates used for reversible logic synthesis are feyman gate, fredkin gate, toffoli gate, peres gate, and new gate sayem gate etc.

In our design of 2nd order sigma-delta modulator we are modifying the switched capacitor based integrator and bit quantizer circuit. For the same we are using fredkin gate and toffoli gate get desired modification.

2.1 Fredkin Gate

Fredkin gate is 3*3 input and output gate. The input vector is I (A,B,C) and the output vector is O (P,Q,R). The quantum cost of a fredkin gate is 5.
they have been defined in the abstract. Abbreviations such as IEEE, SI, MKS, CGS, sc, dc, and rms do not have to be defined.

Fredkin gate is able perform backward and forward computation because of its nature. The above figure shows the waveform of the fredkin gate obtained by the simulation of the transistor implementation of the fredkin gate. The waveforms shows that the fredkin gate operates at a very low voltage and can be used in a circuit to overcame the power of any circuit.

2.2 Toffoli Gate

Toffoli gate is a 3*3 reversible gate. The input vector I (A,B,C) and output vector is O (P,Q,R). Quantum cost of a toffoli gate is 5.

The proposed Transistor implementation of toffoli gate uses 12 transistors. In the implementation the outputs P and Q are directly generated from inputs A and B by hardwiring. This gate also performs the forward and backward computation as our fredkin gate does.

The two reversible gates we have discussed are being used in the circuit for our desired modification. Above table shows a comparison between reversible gates we are using and other types as shown in fig.2.2.1 as given below.

<table>
<thead>
<tr>
<th>Reversible gates</th>
<th>Quantum cost</th>
<th>Types</th>
<th>No of transistors</th>
<th>No of Gates</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cnot</td>
<td>1</td>
<td>2*2</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>Feynman</td>
<td>1</td>
<td>2*2</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>Fredkin</td>
<td>5</td>
<td>3*3</td>
<td>4</td>
<td>7</td>
</tr>
<tr>
<td>Toffoli</td>
<td>5</td>
<td>3*3</td>
<td>12</td>
<td>2</td>
</tr>
<tr>
<td>Peres</td>
<td>4</td>
<td>4*4</td>
<td>15</td>
<td>3</td>
</tr>
</tbody>
</table>

Below figure shows the transistor implementation of toffoli gate and the obtained waveform.

Again the waveform shows that the reversible toffoli gate can be operated at a low voltage and can be used in other circuit to reduce the power consumption of that circuit.

The two reversible gates we have discussed are being used in the circuit for our desired modification. Above table shows a comparison between reversible gates we are using and other types as shown in fig.2.2.1 as given below.
3. Proposed Op-Amp Circuit

The circuit we are using for op-amp is a switched capacitor based integrator as shown in figure.3. The proposed amplifier structure shown in which NMOS cascade current source has split into two equal-sized, cross-coupled devices (M51, M52, M61, M62) with their gates connected to the outputs of the first stage (nodes n3 and nodes n4). Because of the differential structure, the common mode output voltage of both stages needs to be regulated using CMFB circuit.

The cross-coupled form the negative feedback connections which causes the differential signal at the output of the first stage to have high load impedance which is given by the equation (2) given below

\[
g_{ds}\text{out}_1 = g_{ds}8 + (g_{m51} - g_{m52}) + g_{ds}(g_{ds1} + 2g_{ds51})
\]

\[
g_{ds}3 + g_{ds}3 + 2g_{ds51} + g_{m3} + g_{mb3}
\]  

(2)

In the first stage the NMOS cross-coupled arrangement forms the CMFB circuit which is in-built due to these we don’t have to attach CMFB circuit for common mode input to be regulated.

The second stage consists of NMOS common source amplifier M11 (M10) with active load M10(M12). Due to the absence of NMOS arrangement we need here additional CMFB circuit.

4. 1Bit Quantizer

Fig.4. shows the circuit for 1bit quantizer circuit diagram. The is built from a dynamic regenerative comparator and a static SR latch as shown in figure given below. One bit quantizer is mainly used to improve the SNR ratio.
The comparator is suitable for many high speed and low power applications. Its operation clocks as it is a sequential circuit. When there is reset mode the nodes A and B are pulled up to VDD, and when clock goes high the comparator goes in the regenerative mode and M3-M4 and M5-M6 forms a positive feedback loop. As a result the difference in the current drive of M1–M2, the voltage values at node A and B are amplified to full-scale rail to rail output. After the comparator has made the decision, the regenerative cross-coupled transistor immediately close the connections from Vdd to Gnd, this result in less power consumption.

The main objective of the project is to minimize the power consumption of the 2nd order Sigma-Delta modulator as shown in fig.4.

5. Implemented Design Of Normal Op-Amp

The implemented design of normal Switched capacitor integrator without the use of reversible logic gates. Here the op-amp performs the normal operation of amplification since the reversible gates are not used it. So the total power consumption of this op-amp will be high.
The above figure shows is the modified op-amp with reversible gates. By doing this the power consumption of the circuit is reduced to greater extent as compared to normal Op-Amp circuit.

5.3 Implemented Design of 2\textsuperscript{nd} Order SDM with Reversible Gates

The above is the implemented diagram of 2\textsuperscript{nd} order SDM with reversible gates. Thus by doing this modification the entire circuit power consumption has been reduced as compared to the previous circuit of 2\textsuperscript{nd} order SDM without reversible gates.

6. CONCLUSION

6.1 Output Of normal Op-Amp

The output shows that the op-amp performs the normal operation of amplification of the difference between the two signals.

6.2 Output of Op-Amp With Reversible Gates

Here there is little change in the output of the modified Op-Amp, but the main difference is the power consumption.
6.3 Output of the 2\textsuperscript{nd} Order SDM With Reversible Gates

From the above paper we can conclude that for 2\textsuperscript{nd} order Sigma-Delta modulator, a low voltage fully differential switched capacitor integrator is used and it also consumes less power. Reversible gates due to their reversibility can be used for further power consumption reduction in 2\textsuperscript{nd} order sigma-delta modulator. We have used 0.90nm CMOS technology for the simulation of the two proposed reversible logic gates and presented the result in terms of waveforms. The entire design is being implemented in Tanner V13., with the entire circuit power consumption has minimized and the life period of the circuit increases.

6. REFERENCES


[4] Introduction to reversible logic and its application”, Prof. Sujata,S.Chiwande, Prof. Prashant.R.Yelekar YCCE nagpur-2\textsuperscript{nd} national conferences on information technology (NCICT) 2011.


