FIR Filter Designing using MATLAB Simulink and Xilinx system Generator

KUMUDINI SAHU¹, RAHUL SINHA²

¹ ME Scholar, ET & T, CSIT Durg, C.G., India
² Assistant Professor, ET & T, CSIT Durg, C.G., India

Abstract - Xilinx System generator is used to design efficient DSP algorithm on FPGA. FIR Filter is very important type of Digital Filters which is a vital element in Digital Signal Processing. FIR filter is a type of digital system that filters discrete-time signal and the main signal, main objective performing frequency domain filtering by processing sample data. It is used in various applications like Speech recognition, Speech synthesis, digital audio, Telecommunication, seismic signal processing (noise elimination), and several other areas of signal processing. This paper presents the Finite Impulse Response (FIR) filter designing using Xilinx System generator blockset in MATLAB Simulink. The design of 19-Tap FIR filter using MATLAB Simulink and Xilinx system generator for removal of noise from input signal. The implemented structure of 19 tap FIR filter uses the input signal with including noise. We designed structure uses sampling frequency of 100 Hz, pass band frequency of 0.58 Hz while the stop band frequency is of 2 KHz. This is a single rate FIR filter structure for 19 tap. The main objective of this designed filter is to reduce the noise from given signal. This Filter is designed using the FDA tool with 1 dB pass band attenuation & 60 dB stop band Attenuation. This FIR Filter is designed with the help of MATLAB SIMULINK (Win_2013) and XILINX System Generator (ISE_Win_14.4).

Key Words: FIR filters, MATLAB SIMULINK, XILINX System Generator, DSP, Digital Filter and FDA Tool.

1. INTRODUCTION

Digital signal processing techniques are used extensively in a number of applications such as communication and multimedia. DSP functions such as FIR filters and transforms have numerous advantages over their analog counterparts. Digital circuits are not dependent on precise values of digital signals for their operation. Digital circuits are less sensitive to changes in component values. They are also less sensitive to variations in temperature, ageing and other external parameters. Digital processing of a signal facilitates the sharing of a single processor among a number of signals by time-sharing. This reduces the processing cost. In addition multi-rate processing is possible only in digital domain. Storage of digital data is very easy.

Digital filters are useful structures for digital signal processing applications and in signal analysis and estimation [1]. Digital filters are widely used in the world of communication and computation. An operation of digital filter design is calculation of filter transfer function coefficients that decide the response of the filter. Typical filter applications include signal preconditioning, band selection, and low/high pass filtering. Digital filters are categorized as finite impulse response (FIR) and infinite impulse response (IIR) filters. Although FIR filters are more complex, they have certain advantages over IIR filters due to which they are more widely used in filtering applications. IIR filters do not provide stability at higher orders whereas the FIR counterparts are always stable and are particularly useful for applications where exact linear phase response is required.

2. FINITE IMPULSE RESPONSE (FIR) FILTER

In signal processing, a finite impulse response (FIR) filter is a filter whose impulse response (or response to any finite length input) is of finite duration, because it settles to zero in finite time. The impulse response of an Nth-order discrete-time FIR filter lasts for N + 1 samples, and then settles to zero[1]. A Finite impulse response (FIR) filter is a filter structure that can be used to implement almost any sort of frequency response digitally. An FIR filter is usually implemented by using a series of delays, multipliers and adders to create the filter output. Figure 1 shows the basic block diagram for an FIR filter of length N. The delays in operating on prior input samples. The h[n] values are the coefficients used for multiplication, so that the output at time n is the summation of all the delayed samples multiplied by the appropriate coefficients. The processor selecting the filters length and coefficients is called as filter design.
3. DESIGN IN SIMULINK

Simulink is a block diagram environment for multi-domain Simulation and Model-Based Design. In Simulink, we can design the filter in the Simulink with the automatic generation of codes, simulation and continuous test. In MATLAB, there are the customizable block libraries and solvers for modelling and simulating dynamic systems. It can make the blocks and exports simulation results to MATLAB for the further analysis. The blocks which are required are discussed below.

1. The 'Xilinx system generator' [23] is a high level tool for designing high-performance DSP systems using FPGAs. The system generator tool enables us to integrate Xilinx with Simulink; it creates a .JSE file which is used in Xilinx using the model file of Simulink.

2. Xilinx block sets works only in the gateway blocks, i.e. gateway-in and gateway-out. Any sample based input is given to the gateway-in block; the output can be seen on the scope by passing through the gateway out block.

3. FDA Tool is the important tool of MATLAB which is used to design the filter of required specification. There are different responses (i.e. High pass, Low pass, Band pass, Band stop, Differentiator, Integrator, etc) and Design method (i.e. IIR, FIR) for implementing the filter. By placing the filter order, frequency specifications and magnitude specifications, windows can be customized. Tools create coefficients in the MATLAB workspace in matrix form through the specifications provided.

4. IMPLEMENTATION OF FIR FILTER

The 19-tap FIR filter can be designed as below,

![Figure 1: 19-tap FIR Low pass Filter](image)

Filter Response

The magnitude response of 19 order FIR filter in which pass band frequency is 0.58 Hz and stop band frequency is 2 Hz can be observed in figure 4.

![Figure 4: Magnitude response of FIR filter (N=19)](image)
5. SIMULATION AND RESULTS

The 19-tap FIR filter is designed. We have got all the specifications. The sampled input signal and the noise displayed on the scope is shown below,

![Figure 4: 19-tap FIR Low-pass filter input signal](image1)

The noisy input signal and the output filtered signal obtained is shown below,

![Figure5: Noisy Input signal, Filtered Output Signal](image2)

6. CONCLUSIONS

Adaptive Noise Cancellation is an alternative way of cancelling noise present in a corrupted signal. The principal advantage of the method is its adaptive capability, its low output noise, and its low signal distortion. It has been proved that the proposed NLMS algorithm gives better error performance. The implementation and simulation of Adaptive LMS filter using NLMS algorithm have been done using MATLAB Simulink environment and their response have been studied in waveform in the given simulation results.

FIR Filter based on Xilinx Block-set model has been proposed with the coefficient generated from the MATLAB Simulink model. Through regressive simulation of MATLAB Simulink model it has been found that filter length 19 provides good noise cancellation for NLMS algorithm, of FIR Filter. The system works good in the MATLAB as well as in Xilinx environment. The resource utilized for the device were 1077-slices, 1584-FFs, 32-IOBs Blocks and of 20-Multipliers/DSP blocks.

REFERENCES


Conference on Intelligent Systems, Modeling and Simulation, pp.276-279, IEEE.


BIOGRAPHIES

Kumudini Sahu is studying as ME (Communication) Scholar in Department of Electronics & Telecommunication Engineering in from the Chhattisgarh Swami Vivekanand Technical University, India and BE degree in Electronics & Telecommunication from the Chhattisgarh Swami Vivekanand Technical University, INDIA in 2013. Her research is focused on Digital signal processing.

Rahul Sinha, received the ME (Communication) from the Swami Vivekanand Technical University, INDIA in 2013 and BE degree in Electronics & Telecommunication from the Pt. Ravishankar Shukla University, INDIA in 2005. He has done Advanced PG Diploma in VLSI Design in 2006. He has served as an ASIC engineer in a private organization for more than two years. Presently working as Assistant Professor in Department of Electronics & Telecommunication, Chhatrapati Shivaji Institute of Technology, DURG (CG). His research interest includes signal processing & VLSI.