Power Quality Improvement In Distribution System By Using An Inverter Based UPQC With Reduced DC Link Voltage Rating

S.Deepthi\textsuperscript{1}, K.Haritha\textsuperscript{2}

\textsuperscript{1}PG Student, Department of EEE, JNTUA, Ananthapuramu, Andhra Pradesh, India.
\textsuperscript{2}PG Student, Department of EEE, JNTUA, Ananthapuramu, Andhra Pradesh, India.

Abstract - This paper proposes a new concept for mitigating harmonics and power quality issues by using UPQC. Without comprising its compensation capacity, the proposed UPQC topology reduces the dc-link voltage. The proposed topology uses a dc-link capacitor in series with interfacing inductor and also the neutral terminal of the system is connected to the negative terminal of the dc-link voltage for eliminating the fourth leg of the VSI of the shunt active filter. In the VSI based UPQC, decreases the average switching frequency of the switches and also switching losses in the inverter. UPQC is a custom device for improving the quality and reliability of the electrical system. In this paper discuss the series capacitor design and VSI parameters of UPQC topology. Three-phase five level diode clamped inverter based UPQC is designed for improving power quality performance and also reduces the total harmonic distortion. Simulation results was carried out by simulink/MATLAB software.

Key Words: Unified power quality conditioner (UPQC), voltage source inverter (VSI), total harmonic distortion (THD), power quality, DC-link voltage, three-phase five-level diode clamped inverter.

1. INTRODUCTION

In recent years, the power distribution system becoming highly exposed to the different power quality issues. The utilization of the power electronic devices are rising concern and is being connected to the distribution system. Unified Power Quality Conditioner is an effective device which consist of two inverters connected in back-to-back with both supply voltage and load current and acts as a series and shunt active power filters. Dynamic Voltage Restorer (DVR) is called as series part of the UPQC and Distribution Static Compensator (DSTATCOM) is called as shunt part of the UPQC. DVR compensates the voltage unbalance, voltage swells, voltage harmonics and voltage flickers. DSTATCOM compensates reactive currents current harmonics and free distortion with unity power factor.

The dc-link voltage has higher value of the line-to-neutral voltage for shunt active filter [2]. The topology uses the capacitor in series with the interfacing inductor of the shunt active filter and the system neutral is connected to the negative terminal of the dc-link voltage to avoid the requirement of the fourth leg in the voltage source inverter of the shunt active filter [5].

The series and shunt active filters dc-link voltage requirements match with a dc-link common capacitor [13]. The shunt active filter of voltage source inverter (VSI) fourth leg avoids and shunt VSI of each leg with single dc capacitor enables with independent control.

In three-phase four-wire system, neutral clamped topology is used for UPQC. The voltage balancing of the capacitor avoids this topology [19]. To eliminate the four-leg topology problems, a three-phase VSC based DSTATCOM and T-connected transformer are proposed. Because of extra transformer, this topology increases the bulkiness and the cost of the UPQC.

2. CONVENTIONAL TOPOLOGY OF UPQC

Considering a neutral clamped VSI based UPQC for conventional topology as shown in fig.1. This topology consist of two storage dc devices, the VSI of each leg is independently controlled. When compared to other VSI topologies, the tracking is smooth with less number of switches.

![Fig.1. Equivalent circuit of neutral-clamped VSI topology-based UPQC](image-url)
The source voltages of phases a, b and c can be represented by \(v_{sa}, v_{sb}\) and \(v_{sc}\). The terminal voltages are taken as \(v_{ta}, v_{tb}\) and \(v_{tc}\). Voltages of the series active power filters are \(v_{dvra}, v_{dvrb}\) and \(v_{dvrc}\) and \(i_{sa}, i_{sb}\) and \(i_{sc}\) are three-phase source currents, \(i_{la}, i_{lb}\) and \(i_{lc}\) are load currents, \(i_{fa}, i_{fb}\) and \(i_{fc}\) are the currents of shunt active filters and the current in the neutral line is \(i_{ln}\). The feeder resistance and inductance are represented by \(R_s\) and \(L_s\). \(R_f\) and \(L_f\) are the interfacing resistance and inductance of the shunt active filter. Similarly \(C_{se}\) and \(L_{se}\) are the filter capacitor and interfacing inductor of the series active filter.

3. PROPOSED TOPOLOGY OF UPQC

The equivalent circuit of the proposed VSI topology for UPQC compensated system is shown in fig.2. In this proposed topology, the system neutral is connected to the dc bus of the positive terminal with the capacitor \(C_f\) in series and also an interfacing inductance of the shunt active filter. The proposed topology is called as modified topology.

![Fig.2. Equivalent circuit of proposed VSI topology for UPQC compensated system](image)

This paper shows the load consists of both non-linear and linear loads. \(C_{dc1}=C_{dc2}=C_{dc}\) are the dc-link capacitor voltages and \(V_{a}, V_{b}, V_{c}\) are the voltages across the dc-link capacitors. Finally \(V_{bus} (V_{a}+V_{b}+V_{c})=2V_{dc}\) is the total dc-link voltage. The \(C_f\) (passive capacitor) has the ability to inject the reactive power is balanced by the active filter, but the load generates the harmonics. The dc-link voltage decreases by using series capacitor with interfacing inductance of the shunt active filter. Therefore, average switching frequency of switches will be reduced.

4. DESIGN OF VSI PARAMETERS

For better tracking performance, the VSI (voltage source inverter) parameters are carefully designed. For series and shunt active filter, the VSI parameter design details are following equations.

### 4.1 Design of Series Active Filter VSI Parameters

For designing the series active filter system, a resistor is connected in series with the filter capacitor for first order system referred as switching band -resistor \(R_{SW}\). \(I_{in}, I_{l}\) and \(I_{se}\) can be represented as series inverter current rating, load current and capacitor current. Therefore, the capacitor current rms value is \(I_{se}=\sqrt{\frac{V_{sw}^2}{2}}\). The fundamental current and \(I_{sw}\) is the frequency current. The capacitor current and DVR voltage are given below,

\[
V_{ref1}=I_{se}X_{se} \frac{I_{se}}{2\pi f_{c} C_{se}} \tag{3}
\]

\[
V_{sw}=I_{sw} R_{sw} = \frac{I_{se}}{\sqrt{2}} \tag{4}
\]

where hysteresis band voltage is taken as \(h_{2}V_{ref}\) is the fundamental reference voltage of \(I_{se}\) and \(V_{sw}\) is the band voltage of \(I_{sw}\).

The capacitance \(C_{se}\) and the resistance \(R_{sw}\) are expressed in terms of rated references voltage \(V_{ref}\) and band voltage \(V_{sw}\), are given below,

\[
C_{se}=\frac{I_{se}}{2\pi f_{c} V_{ref} \sqrt{2}} \tag{5}
\]

\[
R_{sw}=\frac{I_{se}}{\sqrt{2} V_{sw} \sqrt{2}} \tag{6}
\]

Based on the switching frequency, the interfacing inductor \(L_{se}\) of the series active filter can be expressed as,

\[
L_{se}=\frac{V_{bus} R_{sw}}{4 f_{sw} \pi V_{ref} \sqrt{2}} \tag{7}
\]

where total dc-link voltage across both the dc-link capacitor can be represented as \(V_{bus}\). For conventional VSI topology, the system parameters are listed in Table1.
Table 1: System Parameters

<table>
<thead>
<tr>
<th>System Quantities</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>System voltages</td>
<td>230 V (line to neutral), 50 Hz</td>
</tr>
<tr>
<td>Feeder impedance</td>
<td>$Z_0 = 1 + 31.41 \Omega$</td>
</tr>
<tr>
<td>Linear Load</td>
<td>$Z_a = 34 + j47.5 \Omega$, $Z_b = 81 + j39.6 \Omega$, $Z_c = 31.5 + j70.9 \Omega$.</td>
</tr>
<tr>
<td>Nonlinear load</td>
<td>Three phase full bridge rectifier load feeding a R-L load of 150 Ω-300 mH.</td>
</tr>
<tr>
<td>Shunt VSI parameter</td>
<td>$C_{dc} = 2200 \mu F$, $L_s = 26 \text{mH}$, $R_1 = 1 \Omega$, $V_{bus} = 2 \times V_{dc} = 1040 \text{V}$ (Conventional), $V_{bus} = 560 \text{V}$ (Proposed)</td>
</tr>
<tr>
<td>Series VSI parameter</td>
<td>$C_{sw} = 80 \mu F$, $L_{sw} = 5 \text{mH}$, $R_{sw} = 1.5 \Omega$</td>
</tr>
<tr>
<td>Series interfacing</td>
<td>$K_p = 6$, $K_i = 5.5$, $h_1 = 0.5 \Omega$, $h_2 = 6.9 \text{V}$</td>
</tr>
<tr>
<td>transformer</td>
<td>1:1, 100 V and 700 VA</td>
</tr>
<tr>
<td>PI gains</td>
<td>4.2 Design of Shunt Active Filter VSI Parameters</td>
</tr>
</tbody>
</table>

For $n$ cycles, the active filter is connected to an $X$ kVA system and deals with $0.5X$ kVA and $2X$ kVA handling capacity is considered under transient conditions. In the transient conditions by increasing the system kVA load, then the voltage across each dc-link capacitor($V_{dc}$) is reduces. During transient allowing a maximum of 25% variation in $V_{dc}$. The differential energy($\Delta E_c$) across $C_{dc}$ is given by

$$\Delta E_c = C_{dc} \left[ \left( 1.125 V_{dc}^2 - (0.875 V_{dc})^2 \right) / 2 \right]$$  \hspace{1cm} (8)

When the load changes, system energy also changes from $2X$ kVA to $0.5X$ kVA is

$$\Delta E_s = (2X - X/2) nT$$  \hspace{1cm} (9)

By equating the equations, the dc-link capacitor value is given by

$$C_{dc} = \frac{2(2X - X/2) nT}{(1.125 V_{dc})^2 - (0.875 V_{dc})^2}$$  \hspace{1cm} (10)

Where $X$=kVA rating of the system

$T$=time period of each cycle

$V_m$=peak value of the source voltage

$n$=number of cycles

For analyzing the VSI, the relationship between $m$ and minimum($f_{sw_{min}}$), maximum switching frequency($f_{sw_{max}}$) is given below,

$$m = \frac{1}{\sqrt{1 - f_{sw_{min}} / f_{sw_{max}}}}$$  \hspace{1cm} (11)

Consider the shunt interfacing inductance of the maximum frequency and is given by,

$$L_f = \frac{m V_m}{4 h_1 f_{sw_{max}}}$$  \hspace{1cm} (12)

Where, $k_1$ and $k_2$ are represented as proportionality constants and $h_1$ is the hysteresis band and is given below,

$$h_1 = \frac{k_2 (2 m^2 - 1)}{4 k_1 m f_{sw_{max}}}$$  \hspace{1cm} (13)

4.3 Design of $C_f$ for the Proposed VSI Topology

In general, most of the electrical loads are combination of the non-linear and linear inductive loads. Currents of loads with nonlinear components are very rare. The proposed VSI topology can be work efficiently under these conditions. The design of $C_f$ depends upon the dc-link voltage and is carried out by the maximum load current. If the maximum KVA rating, base voltage of the system is taken as $S_{max}$ and $V_{base}$ then the minimum impedance of the system is given below,

$$Z_{min} = \frac{V_{base}^2}{S_{max} | R_f + j X_f |}$$  \hspace{1cm} (14)

For executing an unity power factor system, current of the shunt active filter demands to supply the required load current of the reactive component. The load current and the filter current are given below,

$$I_{load} = \frac{V_f}{R_f + j X_f}$$  \hspace{1cm} (15)

$$I_{filter} = \frac{V_{bus} - V_f}{R_f + j (X_f - X_{cf})}$$  \hspace{1cm} (16)

where

$$X_{cf} = \frac{1}{2 \pi f C_f}$$

$$X_f = 2 \pi f L_f$$

$$X_f = 2 \pi f L_f$$

By eliminating an interfacing resistance and only equating the imaginary part of above equations,
where $V_{li}$ and $V_{inv1}$ are the PCC voltage at the fundamental frequency and the line to neutral rms voltage of the inverter. The fundamental component of the inverter voltage ($V_{inv1}$) in terms of dc-link voltage is given below,

$$V_{inv1} = \frac{0.611 V_{dc}}{2\sqrt{3}}$$  \hspace{1cm} (18)

The filter current ($i_f$) flows through the inverter terminal to the PCC, the inverter terminal voltage must be at high potential. In conventional topology, the dc-link voltage must be higher than the voltage at the PCC. KVL along the filter branch for proposed and conventional topology

$$u = L_f i_f$$  \hspace{1cm} (19)

$$u = L_f i_f$$  \hspace{1cm} (20)

$$u = L_f i_f$$  \hspace{1cm} (21)

When the load is in inductive nature, the fundamental voltage across the capacitor ($v_{cf1}$) combines with the inverter terminal voltage ($u_{dc}$) and also for reactive power compensation, the filter current leads the voltage at PCC by 90° further the voltage across the capacitor lags by 90°. Therefore it will be phase opposition with the $v_{li}$. So, that the $v_{cf1}$ combines with the $u_{dc}$. Finally the dc-link voltage of proposed topology is low compared with the conventional topology. The system neutral is connected to the negative terminal of the dc bus capacitor in the modified topology and it will offers a positive component in the inverter output voltage. So that the $+V_{dc}$ occurs at the inverter output when the top switch is closed. But zero voltage occurs when bottom switch is closed. Then the inverter has dc output voltage component along with the ac voltage and also these results in the automatic tracking of the neutral current [6]. The series capacitor blocks the dc voltage and voltage across series capacitor consist of two components: ac component and dc component. But inverter output voltage varies between $+V_{dc}$ and $-V_{dc}$ when top switch and bottom switch is closed in case of conventional topology and also similar in case of four leg topology is used for shunt active filter. Therefore the modified topology has benefits of both the four leg inverter and neutral clamped topology.

5. GENERATION OF REFERENCE COMPENSATOR CURRENTS UNDER UNBALANCED AND DISTORTED VOLTAGES

The load currents are unbalanced and distorted, these currents flows to the feeder impedance and then makes the voltage at terminals unbalanced and distorted in this work. The voltage at PCC are balanced and sinusoidal by the series active filter. Therefore the voltage contains some distortions and switching frequency component. The shunt filter current are produced by these terminal voltage. The fundamental positive sequence of the PCC voltages ($v_{l1}(t)$, $v_{l2}(t)$ and $v_{l3}(t)$) are used for controlling the shunt active filter.

$$i_{fa} = i_{fa} - \frac{v_{l1} + v_{l2} + v_{l3}}{3}$$

$$i_{fa} = i_{fa} - \frac{v_{l1} + v_{l2} + v_{l3}}{3}(R_{avg} + P_{loss})$$  \hspace{1cm} (19)

$$i_{fa} = i_{fa} - \frac{v_{l1} + v_{l2} + v_{l3}}{3}(R_{avg} + P_{loss})$$  \hspace{1cm} (20)

$$i_{fa} = i_{fa} - \frac{v_{l1} + v_{l2} + v_{l3}}{3}(R_{avg} + P_{loss})$$  \hspace{1cm} (21)

where $\Delta = \sum_{j=a,b,c} v_{j1}^2$

$$\gamma = \tan \frac{\phi}{\sqrt{3}}$$

$\phi =$ phase angle between the source voltage and current

The above equations $P_{avg}, P_{loss}$ represents the average load power, switching and ohmic losses are generated by using a capacitor voltage PI controller. The reference voltage for series active filter are as follows,

$$v_{dref}^i = v_{li} - v_{ri}$$  \hspace{1cm} (22)

$i = a, b, c$

where $v_{dref}^i$ = reference series active filter voltages

$v_{li}$ = load voltages in three phases
The control circuit of both the topologies is same and is shown in fig.3. Only six switching commands are to be generated. These six signals along with the complementary signals will control all the twelve switches of the two inverters.

The actual quantities and reference quantities are generated from the measurements. Using hysteresis band current method, the VSI switches of switching commands are obtained. Hysteresis current controller technique is feedback based loop, consist of two-level comparators. Whenever the error limit exceeds a specified tolerance band “±h”, the switching commands are appeared. The disadvantage of hysteresis controller is that the switching frequency of converter is highly dependent on the ac voltage and varies with it. The advantage of hysteresis controller has peak current limiting capacity and independence from load parameter variations.

The switching commands for shunt active filter is given as follows.

If \( i_{f_a} \geq i_{f_a} + h_2 \), then top switch is turned OFF and bottom switch is turned ON (\( S_a = 0, S'_a = 1 \)).

If \( i_{f_a} \leq i_{f_a} - h_2 \), then bottom switch is turned OFF and top switch is turned ON (\( S_a = 1, S'_a = 0 \)).

Similarly, the switching control law for series active filter is given as follows.

If \( v_{dura} \geq v_{dura} + h_2 \), then top switch is turned OFF and bottom switch is turned ON (\( S_{ac} = 0, S'_{ac} = 1 \)).

If \( v_{dura} \leq v_{dura} - h_2 \), then bottom switch is turned OFF and top switch is turned ON (\( S_{ac} = 1, S'_{ac} = 0 \)).

### 6. Three-Phase Five-Level Clamped Inverter

In recent decade, three-phase five-level diode clamped inverter is very attractive due to their high efficiency, high voltage rating and high power rating is obtained without transformer.

The elementary concept of three-phase five-level diode clamped inverter, higher power is obtained by using a series connected power semiconductor switches with lower voltage dc sources for performing power conversion by combining a stepped voltage waveform.

Batteries, capacitors and renewable voltage sources are used for multiple dc voltage sources. These multiple dc sources, the commutation of the power switches aggregated in order to obtain the higher output voltage. However, the voltage rating of the semiconductor switches is depends upon the dc voltage source rating to which they are connected. It is not only generate the output voltages with very less distortion but also decrease the dv/dt stresses and electromagnetic compatibility (EMC) problems are also decreases. It can operate at both fundamental and higher switching frequencies.
Three-phase Five-level diode clamped Inverter has several advantages. Some of them are given below.

(a) The THD decreases with the increase in number of levels.
(b) For all the phases, common dc bus is used.
(c) Flow of reactive power is controlled.
(d) Control scheme is quite simple.

### 7. SIMULATION RESULTS

Simulation results were carried by using Simulink/MATLAB software. The simulation results for both modified proposed and conventional topologies are discussed in this section.

#### 7.1 Before compensation

Fig.4(a) shows the load currents are unbalanced and distorted and also fig.4(b) shows the terminal voltages are unbalanced and distorted because these load currents flow into the feeder impedance.

#### 7.2 Conventional Topology

Simulation results of the UPQC of conventional topology is shown in fig.5. The dc-link voltages across the capacitors is shown in fig.5(a). After compensation, the source currents are balanced and sinusoidal as shown in fig.5(b). Fig.5(c) shows the voltage across the interfacing inductor in phase-a. The three-phase shunt compensator currents are shown in fig.5(d). The compensation performance of the series active filter is shown in fig.5(e). After compensation, the load voltages and DVR voltages are shown in same figure.
Fig. 5. Simulation results using conventional topology. (a) DC capacitor voltages. (b) Source currents after compensation. (c) Voltage across the interfacing inductor in phase-a of the shunt active filter. (d) Shunt active filter currents. (e) Terminal voltages with sag, DVR-injected voltages and load voltages after compensation.

7.3 Modified Topology

The simulation results of modified topology is shown in fig. 6 and 7. The phase-a load voltage and the voltage across the series capacitor in phase-a are shown in fig. 6(a). Fig. 6(b) shows the inverter output voltage in leg-a. Fig. 6(c) shows both the voltage across the series capacitor and the inverter output voltage for rms value of the fundamental and the dc components.

Fig. 6. Simulation results with modified topology. (a) Voltage across series capacitor and load voltage in phase-a. (b) Inverter output voltage in leg-a of shunt active filter. (c) DC and fundamental values of voltage across series capacitor and inverter output voltage.

The dc bus voltage is shown in fig. 7(a). Using modified topology, after compensation the source currents are shown in fig. 7(b). Fig. 7(c) shows the voltage across the inductor. Fig. 7(d) shows the shunt compensation currents.

The compensation performance of the series active filter is shown in fig. 7(e). After compensation, the load voltages and DVR voltages are shown in same figure.
Fig. 7. Simulation results using modified topology. (a) DC capacitor voltages. (b) Source currents after compensation. (c) Voltage across the interfacing inductor in phase-a of the shunt active filter. (d) Shunt active filter currents. (e) Terminal voltages with sag, DVR injected voltages and load voltages after compensation.

8. CONCLUSION

In this paper, a modified Unified Power Quality Conditioner topology for three-phase four-wire system reduces the power quality issues and total harmonic distortion and improves the power quality performance. It has the ability to compensate the load at lower dc-link voltages. The design parameters for shunt and series active filters are explained in this paper. Compared to the conventional UPQC topology, the modified topology has less total harmonic distortion in load voltages and source currents, less average switching frequency. The proposed UPQC topology gives the advantages of both the four leg topology and the conventional neutral clamped topology. Finally, the three phase five level clamped inverter is used to mitigate the THD and improves the power quality of the system.

9. REFERENCES