Data Analysis: Results and Discussion of Different Flip Flop

Configurations

Samson O. Ogunlere¹, Olawale J. Omotosho², Yinka A. Adekunle³

¹Computer Engineering Research Scholar, Computer Science Dept., Babcock University, Ogun State, Nigeria. ²Professor, Computer Science Dept., Babcock University, Ogun State, Nigeria. ³Senior Lecturer (PhD.), Computer Science Dept., Babcock University, Ogun State, Nigeria.

***_____

Abstract - The design of an efficient and high performance memory element known as Flip-Flop Extension verification is carried out to ascertain its efficiency and effectiveness over the conventional SR and JK Flip Flops. This is achieved through the analysis of the design data of the Flip Flop Extension in comparison with the existing related conventional Flip Flops frameworks to examine and evaluate the significant advantages of the Flip Flops Extension at 87.5% and or 100% active states utilization against SR at 50% and JK at 75% active states utilizations. From the data analysis carried out, the Flip Flop Extension at 87.5% is found suitable to be used as memory element with speed, size and power consumption performance advantage over the conventional SR and JK Flip Flops; while the Flip Flop 'No Rest state' at 100% active state utilization cannot be used to build Storage devices, but they may still be useful in other digital application areas vet to be examined.

Key Words: Conventional Flip Flop, Flip Flop Extension, Memory Element, Active State Utilization, Input Combination, and K-Map.

1. INTRODUCTION

A model of comparison analysis framework through examination of existing related frameworks is used to examine and evaluate the significant advantages of the Flip Flops Extension at 87.5% and or 100% active states utilization over the existing conventional SR and JK Flip Flops that stand at 50% and 75% active state utilization respectively. In all semiconductor memory devices, especially the ones where Flip Flops are employed, a memory element must be constructed from the intended Flip Flops that will have provisions for READ and WRITE commands, SELECT and DATA terminals amongst other requirements. Therefore, two previously designed memory elements known as Flip Flops Extension having their active states utilization at 87.5% and or 100% will be examined.

2. DATA ANALYSIS CHARACTERISTICS OF THE DIFFERENT FLIP FLOPS

The basic memory cell is a Flip-Flop adequately gated. This is analysed as follows with the following input signal requirements:

WRITE Command Consideration:

First, let us consider writing (W) into the memory which requires select (S_e) and data (I) inputs using the conventional SR-FF. These three inputs with the previous output of the SR-Flip Flop will determine the input combinations as presented in the various Flip Flops combination Tables under review in this paper.

We should note that under the READ Command Consideration, the "READ input command, designated (R_e) and DATA input to be read from, designated (O)" are not associated with the WRITE Command Consideration in the input Combination Table. These signals are only relevant in a basic memory cell with separate READ and WRITE command consideration.

2.1 Construction of Input Combination Tables

The Table of combination (0-15) in all Flip Flops presented here is obtained as follows:

- From S/N (0-7), the memory space is not selected since $S_e = 0$. Therefore, the Flip Flop will maintain its previous/present values. That is $Q_n = Q_{n+1}$ throughout these portions of the table combination.
- From S/N (8-15), the memory space is selected but anywhere W = 0, nothing will be written into the memory space, hence the Flip Flop will retains its previous/present states

From S/N (8-15), the memory space is selected but anywhere W = 1, the memory space will receive the contents of the data to be written in 'I'. That is, the next Flip Flop output, $Q_{n+1} = 1$ which may be different from its previous/present output, Q_n.

3. DATA PRESENTATION AND THE RESULTING DESIGN **OF CONVENTIONAL SR-FF AT 50%**

Considering using Set and Reset (SR) Flip Flop as Basic Memory Element, the Data Presentation and the Resulting Design of SR-FF at 50% utilization looks similar to that of JK-FF at 75% utilization except for the invalid or inactive states which could be avoided when using this design. This design was established many years back. Tables 1.1 represent the input combination tables for the conventional SR-FF. The resulting memory element is shown in Figure 1(a) with detailed circuit diagram in Figure 1(b).

	٦	Fable	1.1:	Trut	h Table	of a Memory	Element	t on an S	R-FL	IP FLO	P at (5	0%)	
S/N	S _e	I	w	Q ₀	Q _{n+1}	$Q_n \rightarrow Q_{n+1}$	S	R		S	R	Q ₀	Q _{n+1}
0	0	0	0	0	0	0→0 →	0	х		0	0	0	0
1	0	0	0	1	1	1→1 →	х	0		0	0	1	1
2	0	0	1	0	0	0→0 →	0	х		0	1	0	0
3	0	0	1	1	1	1→1 →	х	0		0	1	1	0
4	0	1	0	0	0	0→0 →→	0	Х		1	0	0	1
5	0	1	0	1	1	1→1 →	×	0		1	0	1	1
6	0	1	1	0	0	0→0 →	0	х		1	1	0	Х
7	0	1	1	1	1	1→1 →	х	0		1	1	1	Х
8	1	0	0	0	0	0→0 →	0	Х					
9	1	0	0	1	1	1→1 →	х	0			SR-FF;	at (50	%)
10	1	0	1	0	0	0→0 →→	0	х		Basi	c Mem	ory El	ement
11	1	0	1	1	0	1→0 →	0	1		w	ill be a	octive	only
12	1	1	0	0	0	0→0 →	0	Х		whe	en SR =	= 00, 0 1	L & 10
13	1	1	0	1	1	1→1 →	х	0					
14	1	1	1	0	1	0→1 →	1	0					
15	1	1	1	1	1	1→1 →	х	0					

shown in Table 1.2 from where the corresponding logic shown in Figure 2(a) with detailed circuit diagram in equations 3.1 and 3.2 are derived.

	Table	1.2: K·	Map	s for S	minals of SR- Flip Flop (50%)								
	I	К-Мар	for S			K-Map for R							
S= S.IW	ļ	((3.1)			R=_ <i>S_eĪW</i> (3.2)							
		S,	ļ					S,	ĭ				
WQ		00	01	11	10	WQ,		00	01	11	10		
	00	0 ⁰	04	012	0 ⁸		00	X ₀	X4	X ¹²	X8		
	01	X1	X ⁵	χ ¹³	X ⁹	1	01	0 ¹	d⁵	013	09		
	11	X3	X7	X15	011]	11	0 ³	07	015	ب ەل		
	10	0 ²	06	14	010]	10	X2	X6	014	X ¹⁰		

When the values of S&R are plotted into their respective K-Maps as shown in Table 1.2 from where the corresponding logic equations $S = S_e$. I. W and $R = S_e$. \overline{I} . W are derived, the logic network of Figure 1(a) is obtained.



Figure 1a: Basic Memory Element for Conventional 50% **SR-FF**

The resulting logic circuit diagram of the SR-FF at 50% after adding the design is shown in Figure 1(b) below.



Figure 1(b): Logic Circuit Diagram of Memory Element for JK-FF at 50% utilization

4. DATA PRESENTATION AND THE RESULTING DESIGN **OF CONVENTIONAL JK-FF AT 75%**

This design was also established many years back and is currently proven as the most widely used memory element for the design of computer storage unit. Table 2.1 represents the input combination table for the The values of S & R are plotted into their respective K-Maps as conventional JK-FF. The resulting memory element is Figure 2(b).

1	Table	2.1:	Trut	h Tab	le of a	Memory Eleme	ent or	a JK-C	onvent	ional E	LIP FL	OP (75	%)
S/N	S,	T	w	Q ₀	\mathbf{Q}_{n+1}	$Q_n \rightarrow Q_{n+1}$	J	К		1	К	Q ₀	Q _{n+1}
0	0	0	0	0	0	0→0 →	0	d	1	0	0	0	0
1	0	0	0	1	1	1→1 →	d	0		0	0	1	1
2	0	0	1	0	0	0→0 →	0	d	1	0	1	0	0
3	0	0	1	1	1	1→1 →	d	0]	0	1	1	0
4	0	1	0	0	0	0→0 →	0	d	1	1	0	0	1
5	0	1	0	1	1	1→1 →	d	0]	1	0	1	1
6	0	1	1	0	0	0→0 →	0	d	1	1	1	0	1
7	0	1	1	1	1	1→1 →	d	0]	1	1	1	0
8	1	0	0	0	0	0→0 →	0	d]	JK-Co	onven	tional F	LIP
9	1	0	0	1	1	1→1 →	d	0]	FLOP	(75%)		
10	1	0	1	0	0	0→0 →	0	d]				
11	1	0	1	1	0	1→0 →	d	1]				
12	1	1	0	0	0	0→0 →	0	d	1				
13	1	1	0	1	1	1→1 →	d	0]				
14	1	1	1	0	1	0→1 →	1	d]				
15	1	1	1	1	1	1→1 →	d	0					

The values of J & K are plotted into their respective K-Maps as shown in Table 2.2 from where the corresponding logic equations 4.1 and 4.2 are derived.

		тар	le 2.2	: K-Ma Fl	aps for ip Flop	J & K te (75%)	rmina	als of J	K-Cor	iventi	onal
		К-Мар	for J				H	K-Map	for K		
J=SeIW		(4.1)			К <u>=</u> <i>S</i>	,ĪW		(4.	2)	
		S.	ļ					S,	ï		
WQ,		00	01	11	10	WQ		00	01	11	10
	00	0 ⁰	04	012	0 ⁸		00	d ⁰	d4	d12	d ⁸
	01	d1	d⁵	d13	d9		01	0 ¹	05	013	0 ⁹
	11	d³	d7	d15	d11		11	0 ³	07	015	-112
	10	0 ²	0 ⁶	114	010		10	d²	d⁵	d ¹⁴	d10

Using the input-output equations related to JK Flip-Flops from the K-map analysis of Table 2.2, the circuit diagrams of a memory element logic unit can be designed as shown in Figures 2(a) and 2(b).



Figure 2(a): Block Diagram of Memory Element for JK-FF at 75% utilization

Figure 2b shows the complete circuit diagram of the memory element of JK-FF at 75% active states that is obtained from the combination of the Flip Flop design with the Read/Write data analysis construction of Tables 2.1.



Figure 2(b): Logic Circuit Diagram of Memory Element for JK-FF at 75% utilization

5. DATA PRESENTATION AND THE RESULTING DESIGN OF JK-FF EXTENSION-0 AT 87.5%

Let us now consider the modified (JK-Flip Flops known as Flip Flop Extension – 0) as depicted in Table 3.1 using the same analysis technique adopted for conventional JK-FF at 75% active state utilization.

Tab	le 3.1	l: Tru	th Ta	able (of a Me	emory Element	on a J	K-FF e	xtensio	n -0; C)ne Re	st at (8	37.5%)
S/N	S,	1	W	Q,	Q _{n+1}	$\mathbf{Q}_{n} \rightarrow \mathbf{Q}_{n+1}$	J	K		J	К	Q.	Q _{n+1}
0	0	0	0	0	0	0→0 →	0	d		0	0	0	0
1	0	0	0	1	1	1→1 →	1	0	1	0	0	1	0
2	0	0	1	0	0	0→0 →	0	d		0	1	0	0
3	0	0	1	1	1	1→1 →	1	0		0	1	1	1
4	0	1	0	0	0	0→0 →	0	d	1	1	0	0	1
5	0	1	0	1	1	1→1 →	1	0		1	0	1	1
6	0	1	1	0	0	0→0 →	0	d		1	1	0	1
7	0	1	1	1	1	1→1	1	0		1	1	1	0
8	1	0	0	0	0	0→0 →	0	d		JK-F	F Exter	nsion -	- 0;
9	1	0	0	1	1	1→1 →	1	0		One	rest at	87.5%	i
10	1	0	1	0	0	0→0 →	0	d	1				
11	1	0	1	1	0	1→0 →	d	d	1				
12	1	1	0	0	0	0→0 →	0	d					
13	1	1	0	1	1	1→1 →	1	0					
14	1	1	1	0	1	0→1 →	1	d	1				
15	1	1	1	1	1	1→1 →	1	0					

The values of J & K are plotted into their respective K-Maps as shown in Table 4.1 from where the corresponding logic equations 5.1 and 5.2 are derived and the logic circuit diagram of the memory element cell is shown in Figures 3(a) and 3(b).

Table 4.1	: K-Maps	for J 8	& K te	rminals	of JK-F	F Exte	nsion	– 0; R	est (8	7.5%)
	К-Мар	for J					K-Ma	p for K	(
$J = S_e IW + Q$	3	(5	.1)		K = 0		(5	5.2)		
	S,	ĺ					Ş	<u>ا</u> ا		
WQ	00	01	11	10	WQ		00	01	11	10
0	00_00	4	-0 ¹²	08		00		d₄	d12	مهر
0	01 1 ¹	15	113	19		01	0 ¹	05	013	0 ⁹
1	1 13	17	-115	411		11	0 ³	07	015	d11 /
1	0 ²	06	114	010		10	d²	d ⁶	d ¹⁴	den l



Figure 3(a): Block Diagram of Memory Element for JK-FF Extension – 0 at 87.5% utilization

Shown in Figure 3b is the logic circuit diagram of memory element of JK-FF Extension – 0 at 87.5% active states as obtained from the combination of the design Flip Flop with the Read/Write data analysis construction of Table 3.1.



Figure 3(b): Logic Circuit Diagram of Memory Element for JK-FF Extension – 0 at 87.5% utilization

6. DATA PRESENTATION AND THE RESULTING DESIGN OF JK-FF EXTENSION-1 AT 87.5%

Tables 5.1 contains the data employed to design the memory element using (JK-Flip Flops Extension – 1) 'One Rest' Flip Flop at 87.5% active state utilization.

Tab	le 5.1	: Tru	th Ta	able o	of a Me	mory Element	on a J	K-FF e	xtensio	n - 1; C	ne Re	st at (8	7.5%)
S/N	S _e	T	w	Q ₀	Q _{n+1}	$\mathbf{Q}_{n} \rightarrow \mathbf{Q}_{n+1}$	J	K		J	К	Q ₀	Q _{n+1}
0	0	0	0	0	0	0→0 →	0	1		0	0	0	1
1	0	0	0	1	1	1→1 →	d	0		0	0	1	1
2	0	0	1	0	0	0→0 →	0	1		0	1	0	0
3	0	0	1	1	1	1→1 →	d	0		0	1	1	1
4	0	1	0	0	0	0→0 →	0	1		1	0	0	1
5	0	1	0	1	1	1→1 →	d	0		1	0	1	1
6	0	1	1	0	0	0→0 →	0	1		1	1	0	1
7	0	1	1	1	1	1→1 →	d	0	1	1	1	1	0
8	1	0	0	0	0	0→0 →	0	1		JK-F	F Exter	nsion –	·1;
9	1	0	0	1	1	1→1 →	d	0		One	rest at	87.5%	
10	1	0	1	0	0	0→0 →→	0	1					
11	1	0	1	1	0	1→0 →	d	1					
12	1	1	0	0	0	0→0 →	0	1					
13	1	1	0	1	1	1→1 →	d	0					
14	1	1	1	0	1	0→1 →	d	d					
15	1	1	1	1	1	1→1 →	d	0					

The values of J & K are plotted into their respective K-Maps as shown in Table 5.2 from where the corresponding logic equations 6.1 and 6.2 are derived.

Table	5.2: K-	Maps	for J &	& K tei	minals	of JK-F	F Exte	nsion	– 1; R	lest (8	7.5%)
		К-Мар	for J					К-Ма	p for H	(
J= 0		(6.1)				К <u>=</u> _Q	n + S _e	ĪW		(6.2	2)
		S,	ļ					Ş	,		
WQ		00	01	11	10	WQ		00	01	11	10
	00	₽	04	012	Joseph Contraction of the second seco		00	10	14	112	لطلر
	01	d1	d5	d13	d9]	01	0 ¹	0 ⁵	013	0°
	11	d³	d7	d ¹⁵	d11 /		11	0 ³	07	-015	1"
	10	0 ²	06	d14	م ول]	10	(1 ²	16	d14	1194

Using the input-output equations related to JK Flip-Flops from the K-map analysis of Table 5.1, the circuit diagrams of a memory element logic unit can be designed as shown

in Figures 4(a) and 4(b) on JK-FF Extension – 1 at 87.5% 'One Rest' using only NAND gates.



Figure 4(a): Block Diagram of Memory Element for JK-FF Extension – 1 at 87.5% utilization



Figure 4(b): Logic Circuit Diagram of Memory Element for JK-FF Extension – 1 at 87.5% utilization

7 DATA PRESENTATION AND THE RESULTING DESIGN OF XY-FF EXTENSION AT 100%

Similarly, the same analysis is repeated for XY-FF-No Rest at 100% as presented in Table 6.1.

	Т	able	6.1:	Truth	Table	of a Memory El	emer	nt on a	n XY-FL	P FLO	P at (1	00%)	
S/N	S,	1	w	<u>Q</u> a	\mathbf{Q}_{n+1}	$Q_n \rightarrow Q_{n+1}$	X	Y		X	Y	Q.	Q _{n+1}
0	0	0	0	0	0	0→0 →	0	1	1	0	0	0	1
1	0	0	0	1	1	1→1 →	1	0	1	0	0	1	0
2	0	0	1	0	0	0→0 →	0	1	1	0	1	0	0
3	0	0	1	1	1	1→1 →	1	0	1	0	1	1	0
4	0	1	0	0	0	0→0 →	0	1	1	1	0	0	1
5	0	1	0	1	1	1→1 →	1	0	1	1	0	1	1
6	0	1	1	0	0	0→0 →	0	1	1	1	1	0	1
7	0	1	1	1	1	1→1 →	1	0		1	1	1	0
8	1	0	0	0	0	0→0 →	0	1	1	XY-F	F; No F	lest (1	00%)
9	1	0	0	1	1	1→1 →	1	0]				
10	1	0	1	0	0	0→0 →	0	1	1				
11	1	0	1	1	0	1→0 →	d	d	1				
12	1	1	0	0	0	0→0 →	0	1]				
13	1	1	0	1	1	1→1 →	1	0	1				
14	1	1	1	0	1	0→1 →	d	d]				
15	1	1	1	1	1	1→1 →	1	0]				

The values of X & Y are plotted into their respective K-Maps as shown in Table 6.2 from where the corresponding logic equations 7.1 and 7.2 are derived.

Table	e 6.2: K-I	Maps	for X	& Y terr	ninals c	of XY-	FF; No	Rest	at 100	%
	К-Мар	for X					K-M	ap for	Y	
X= Q _n	(7	.1)			Y <u>=</u> Q	n		(7.2)		
	S,	î						S.I		
WQ,	00	01	11	10	WQ,		00	01	11	10
00	<u> </u>	04	012	0 ⁸		00	¥	14	112	18
01	11	15	113	19		01	01	03	013	0 ⁹
11	13	17	-115-	L.		11	0 ³	07	015	d ¹¹
10	0 ²	06	d ¹⁴	010		10	1 ²	16	d ¹⁴	110

NOTE:

IRIET

From Table 6.2, it can be seen that X and Y are equal to $\, Q_{\,\mathrm{n}} \,$

and Q_n respectively. This configuration cannot be used to design **basic memory element** because the logic equations (7.1) & (7.2) are not functions of the required inputs (S_e, I & W) which are to be used to SELECT (S_e) the desired location, to WRITE (W) the required DATA (I) into a storage device. Hence, the configuration cannot be used as a storage device.

8 SUMMARY OF MEMORY ELEMENTS DESIGN

The summary of Basic Memory Elements of all the different Flip Flop Configurations with respect to memory cell characteristics as analyzed in this paper is presented in Table 7.1.

	Table 7.1: Summary of the Different Memory Element Designs									
S/N	TYPE OF FLIP FLOPS	STORAGE DEVICE								
1.	Basic Memory Element made of SR-FF will be	This is the conventional SR-FF used to								
	active only when SR = 00, 01 & 10 (50%)	build Storage Media								
1.	JK-000, 001 Rest (75%)	This is the conventional JK-FF used to								
		build Storage Media								
2.	JK-FF Extension – 0; One Rest (87.5%)	This can be used to build Storage Media								
3.	JK-FF Extension – 1; One Rest (87.5%)	This can be used to build Storage Media								
4.	XY-FF; No Rest (100%)	This cannot be used to build Storage								
		Media								
NOT	ES:									

- Though XY-Flip Flops; No Rest at 100% cannot be used to build Storage Devices, but they may still be useful in other digital application areas yet to be examined. This is beyond the scope of this paper.
- 2. JK-FF Extension 0 and JK-FF Extension 1 Flip Flops; One Rest at 87.5% as Memory Elements component parts may have speed advantage over SR/JK-Conventional Flip Flops when the number of transitions required to complete a propagation route in Flip Flop configuration is examined or compared. Comparative performance analysis of the different Flip Flop configurations is a future research area to be looked into.

9. CONCLUSION

From our analysis in this paper, it is evidence that JK Flip Flop Extension with resting state at 87.5% active state utilization can be used to build storage media at enhanced speed performance because the gates involved in the design is fewer than those used in the design of conventional Flip Flops; while the Flip Flop 'No Rest state' at 100% active state utilization cannot be used to build storage devices, but they may still be useful in other digital application areas yet to be examined. Efforts should be geared towards investigating the of XY-Flip Flops at 100% active states utilization in other to ascertain their usefulness in digital device applications since it has been confirmed in this paper that they cannot be used to build Computer Storage Devices.

REFERENCES

- [1] J. P. Abraham and S. Mathew, An Attempt to Improve the Processor Performance by Proper Memory Management for Branch Handling, IJCSEA, 2013, Vol.3, No.4
- [2] F. Hamzaoglu, Y. Te, A. Keshavarzi, and K. Zhang, Dual Vt-SRAM cells with full-swing single-ended bit line sensing for high-performance on-chip cache in 0.13μm technology generation, International Symposium on Low Power Electronics and Design, pp. 15–19, 2000.
- [3] J. Inouye, P. Molloy and M. Wisler, Overcoming the Memory Wall, Oregon State University, 2012.
- [4] L. Jamal, Sharmin, A. Mottalib & H. Babu, Design and Minimization of Reversible Circuits for a Data Acquisition and Storage System, IJET, 2012, Vol. 2
- [5] Jyoti, M. R. Tripathy and Vijeta, Comparison of Conditional Internal Activity Techniques for Low Power Consumption and High Performance Flip-Flops, International Journal of Computer Science and Telecommunications, ISSN 2047-3338, 2012, Vol. 3, Issue 2
- [6] T. Kavitha and V. Sumalatha, A new Reduced Clock Power Flip Flop for future System On-Chip (SOC) Applications, IJCTT, 2012, Vol. 3.
- [7] C. Kim and K. Roy, Dynamic Vt SRAM: a leakage tolerant cache memory for low voltage microprocessor, in Proc. of International Symposium on Low Power Electronics and Design, pp. 251-254, 2002.
- [8] C. Kim, Memory World in the Next Decade, Memory Division, Device Solution Network Business, Samsung, Seminar presentation to Po-hang University of Science and Technology (POSTECH), Kyungpook, Korea, 2003.
- [9] A. Lawrence, Processor Speed versus Memory, www.bleepingcomputer.com > Computer Tutorials > Hardware Tutorials, 2012.
- [10] K. Mehta, N. Arora and B. P. Singh, Low Power Efficient D Flip Flop Circuit, International Symposium on Devices MEMS, Intelligent Systems & communication (ISDMISC, Proceedings published by International Journal of Computer Applications (IJCA), 2011.
- [11] P. K. Meher, Extended Sequential logic for synchronous Circuit Optimization and its applications, TCADICS, 2008, IEEE (Pubs- <u>permissions@ieee.org</u>)

- [12] O. J. Omotosho and S. O. Ogunlere, Design Analysis and Circuit Enhancements of SR-Flip Flop, International Journal of Engineering Sciences and research Technology (IJESRT), ISSN: 2277-9655, 2013.
- [13] O. J. Omotosho, S. O. Ogunlere, Analysis and Design of Different Flip Flops, Extension of Conventional JK-Flip Flops, International Journal of Engineering Sciences and research Technology (IJESRT), ISSN: 2277-9655, 2013.
- [14] O. J. Omotosho and S. O. Ogunlere, Conversion of an SR-Flip Flop to a JK-Flip Flop, International Journal of Computer Science & Information Security (JCSIS), 2014, Vol. 12 No. 7, ISSN 1947-5500
- [15] O. J. Omotosho, Fundamentals of Digital Systems, Franco-Ola publishers, 2012.
- [16] J. S. Ralph, Circuits, Devices and System, 214th Edition, pp. 358-390, 1986.
- [17] J. M. Ranjan, Tripathy and Vijeta, Comparison of Conditional Internal Activity Techniques for Low Power Consumption and High Performance Flip-Flops, JCST, , 2012, Vol. 3, Issue 2
- [18] K. G. Sharma, T. Sharma, B. P. Singh & M. Sharma, Modified SET D-Flip Flop Design for Low-Power VLSI Applications, 2011.
- [19] W. Stallings, Computer Organization and Architecture Designing for performance, Eighth Edition, Pearson Prentice Hall publication, 2010,
- [20] D. T. Wang, Modern DRAM Memory Systems: Performance Analysis and Scheduling Algorithm, PhD dissertation, University of Maryland, U.S.A, 2005.
- [21] X. Wen, Bensaali and R. Sotudeh, Dynamic Cooperative Intelligent Memory, 4th IEEE International Symposium on Electronic Design, Test & Applications, 2008.
- [22] B. Yngvar, Ultra Low-voltage Differential Static D Flip-Flop for High Speed Digital Applications, Issue 4, Vol. 6, IJCSSP, 2012.

BIOGRAPHIES



Engr. Samson O. Ogunlere¹ is a lecturer at Babcock University, Computer Science Department in Computer Hardware/ Software related courses. He is a member of Nigeria Society of Engineers (MNSE) with many vears experiences working in computer industries. Currently, He is a Computer Engineering Research Scholar PhD for programme at Babcock University, Ogun State, Nigeria.



Prof. Olawale J. Omotosho² is a Professor of Instrumentation and Computer Hardware at Babcock University, Nigeria. He is a corporate member of Nigeria Society of Engineers (MNSE), Institute of Measurement and Control, UK (MInstMC) and a UK Chartered Engineer (CEng).

Dr. Yinka A. Adekunle (PhD).³ is an Associate Professor of Computer Science in Numerical Computation and Approximation Theory at Babcock University, Nigeria. He has published works in Computer Science and Mathematics in several reputable local and international journals.