HIGH GAIN ENHANCED CMOS CHARGE PUMP WITH REDUCED LEAKAGE AND THRESHOLD VOLTAGE

C. Arul murugan 1 B. Banuselvasaraswathy 2
1 Assistant professor, Department of Electronics and Telecommunication Engineering, Karpagam college of Engineering, Coimbatore,
2 Assistant professor, Department of Electronics and communication Engineering, Karpagam college of Engineering.

Abstract—The charge pumps are based on the structure using MOS transistors as switches. However, the threshold voltage and body effect degrades the performance of the charge pump when the number of stages is raised. Hence, various charge pump topologies have been proposed to minimize the influence of body effect and threshold voltage. A CMOS charge pump of two phase non-overlapping clock signal generator was presented. Using these techniques, the proposed charge pump eliminates reversion loss and improves driving capability. It designed in 180-nm CMOS process in Cadence Virtuoso, whose evaluation results show that with no loading current, the proposed CMOS charge pump achieves an improvement of voltage conversion ratio and it also shows that the proposed charge pump has an improvement on current driving capability as compared with the conventional CMOS charge pumps.

Keywords—cross coupled charge pump, two phase non-overlapping clock signal generator.

1. INTRODUCTION

Power consumption has been a major concern in designing integrated circuits, due to the increased demand for mobile devices, especially for driver circuits to drive antenna switches, liquid crystal displays (LCDs), and memories because all these components are integrated in one mobile device to satisfy the customers’ demands. The integration of various functional blocks led to the shrinking feature size of a complementary metal oxide semiconductor (CMOS) technology, and the scaling-down resulted in a lower power supply voltage. Many driver circuits require a higher voltage than a given power supply voltage. To generate the high voltage in such circuits, charge pumps are commonly used because they are small in size and dissipate relatively small amount of power.

Charge pump circuits are widely applied in Electrically Erasable Programmable Read-Only Memory (EEPROM) and flash memories to provide voltages higher than the supply voltage in order to program or erase memory cells. CMOS charge pumps are used for generating a high voltage from a low supply voltage. They are widely used in ICs, such as flash memories, dynamic random access memories (DRAMs), liquid crystal display panels, and other mixed-mode systems. In DRAMs a group of storage cell capacitors are connected to a bit-line through nMOS switches, a charge pump can be used to generate a word-line voltage higher than the supply voltage.

CMOS charge pumps consume a minimum current in stand-by or power-down mode since they need to maintain the output voltage. They are also required to provide fast operation and large driving capability in active mode where the charge pumps need to perform a rapid voltage recovery and to supply sufficient amount of charges to the load. CMOS charge pumps can be classified as Dickson charge pumps and cross-coupled charge pumps. Dickson charge pumps [2]–[5] are based on the circuit proposed by Dickson, and adopt diode-connected nMOS transistors as transfer switches. Although an nMOS transfer switch provides higher carrier speed, the threshold voltage drop through the switch severely limits the output voltage level, resulting in pumping gain degradation. Cross-coupled charge pumps [6]–[14] normally adopt cross-coupled pMOS transistors as transfer switches. A pMOS transfer switch has a benefit of providing the output voltage without threshold voltage drop. However, they have several issues related to reversion loss and driving capability when the output
voltage is low, which have become important issues in mobile applications. For example, the reversion loss of modern CMOS charge pumps should be minimized for allowing less amount of current consumed in stand-by mode. Charge driving capability of charge pumps should also be enhanced as a large amount of charges need to be consumed in active mode.

2. PROPOSED CP CIRCUIT

2.1. Operation of charge pump circuit with simultaneous gate and substrate control

The simultaneous dynamic gate and substrate control of the pMOS pass device NMn is realized by two pairs of small auxiliary transistors (NMnn, NMpn) and (NMsn1, NMsn2), respectively. The operation of the proposed charge-transfer stage is synchronized with two-phase complementary non overlapping clock signals $\phi_1$ and $\phi_2$. When $\phi_2 = 0$ and $\phi_1 = VDD$, capacitors $CD_{n-1}$ and $CD_n$ are in the charging and charge-transfer phases, respectively. As a result, voltage $UV_{n-1}$ across capacitor $CD_{n-1}$ is charged to $(n - 1)VDD$ and is the same as the voltage $V_n-2$ across capacitor $CD_{n-2}$ in the previous stage, as $CD_{n-2}$ is in the charge-transfer phase. On the other hand, the voltage $nVDD$ stored across capacitor $CD_n$ in the previous half-clock period (charging phase) stacks on voltage $VDD$ of $\phi_1$ at the bottom plate of $CD_n$ such that voltage $UV_n$ equals $(n + 1)VDD$. Noted that $n$ is an integer and is equal to 3 or above. In the dynamic gate control block, since $UV_n$ is larger than $V_n-1$ by $2VDD$, transistor NMnn is thus turned on and causes $VG = V_n = (n + 1)VDD$. Since $VG$ is smaller than $V_n-1$ by $2VDD$, transistor MPn is off and pass transistor NMn is on to enable the charge transfer from $C_{n-1}$ to $CD_n$ such that $UV_n \approx UV_{n-1} = nVDD$.

In this phase, transistor MSn2 is off as its gate to-source voltage is about zero, while MSn1 is on as the magnitude of its gate-to-source voltage is 2VDD. Body terminals of all pMOS transistors in this charge-transfer stage are thus connected to the highest voltage potential of $V_n-1 = nVDD$ via MSn1. With the proposed simultaneous dynamic gate and substrate control, Mn will be operated in the deep triode region when it is on for the charge transfer. The on-resistance $R_{on}$ of Mn is given as

$$R_{on} = \frac{1}{\mu_p \cdot Cox \cdot W (2VDD - |V_{thp}|)}$$

where $\mu_p$, Cox, W/L, and $|V_{thp}|$ are the mobility, the oxide capacitance, the device size, and the threshold voltage of the pass transistor NMn, respectively. The proposed dynamic substrate control always biases the substrate voltage of NMn at the highest voltage potential.
under different clock phases to eliminate the body effect of NMn under start-up and steady-state conditions. The value of $|V_{thp}|$ does not increase under changes of $V_{n-1}$ and $V_n$. The dynamic substrate control is thus effective to lower the value of $R_{on}$ during charge transfer for improving the voltage gain of the CP circuit. Note that the proper substrate bias of all pMOS transistors provided by the proposed dynamic substrate control can be achieved even if NMn is in the deep triode region, while the previously reported substrate control scheme properly works only if NMn is a diode-connected device. The sizing of NMsn1/NMsn2 is about 10 times smaller than that of NMn in our design to reduce the input capacitance of NMsn1/NMsn2. Hence, the switching loss due to NMsn1 and NMsn2 has negligible impact on the voltage gain of the CP circuit.

In addition, the proposed dynamic gate control can further reduce the value of $R_{on}$ during charge transfer from CDn−1 to CDn by providing a large gate-to-source voltage of 2VDD instead of VDD. The proposed scheme with 2VDD driving is desirable for the CP circuit to achieve a higher voltage gain due to lower $R_{on}$ of pMOS pass transistors under low input voltage condition compared to the case of using VDD driving. It should be noted that, with the use of the proposed charge-transfer stage in Fig. 2, the largest gate-to-source voltage of the pMOS pass devices in an N-stage CP circuit can still be kept at 2VDD. In this case, as long as the input voltage VDD of the CP circuit is smaller than half the gate-to-source breakdown voltage of the pMOS pass transistor given in a technology node that implements the CP circuit, the CP circuit satisfies the requirement of gate-oxide reliability. For example, if a standard pMOS transistor with its gate to source breakdown voltage of 5 V is used to implement the CP circuit, the maximum input voltage of the CP circuit would be 2.5 V by using the charge-transfer stage in Fig. 2 with the proposed dynamic gate control scheme.

2.2. Five-Stage CP Circuit Design

Fig. 3 shows the structure of the proposed five-stage CP circuit realized by using the charge-transfer stage. Fig 2 shows the principle of operation and node voltages of the CP circuit under different conditions of $q\phi_1$ and $q\phi_2$. In Fig. 3, there exist five pMOS pass transistors M1–M5 and four on-chip pumping capacitors CD1–CD4 for providing the output voltage to about 5VDD under different clock phases. In contrast to the charge-transfer stage, the drain terminal of transistor NMn1 in the first stage is connected to the clock signal $q\phi_1$ to ensure the proper operation of the CP circuit.

All pass transistors from the first stage to the output stage are operated in the deep triode region when they are turned on such that the voltage gain of the proposed CP circuit will not suffer from the threshold-voltage drop of pass transistors. In order to achieve higher power efficiency, it is crucial to minimize the shoot-through current occurring during the switching transition between the on-state and the off-state of the pass transistor. Fig. 4 shows the structure of a two-phase non-overlapping clock signal generator, in which the cross-connected logic gates are designed to create the dead time of around 1–2 ns in clock signals $q\phi_1$ and $q\phi_2$ to ensure non-overlapping under different input supply voltages for minimizing the undesirable shoot-through current. In the proposed design, the increase in the source-to-bulk voltage...
of the nMOS transistor of a higher stage will increase its corresponding threshold voltage.

Fig.3. Conventional charge pump circuit in cascaded form

However, as long as the threshold voltage of the nMOS transistor at the CP output stage (i.e., NMn5 in our design) is still smaller than its gate-to-source voltage of 2VDD, the nMOS transistor can still function properly as a switch and the performance of the CP circuit will not be affected. In addition, since the gate-to-bulk voltage of nMOS transistor Mn5 is slightly higher than the output voltage of the CP circuit, transistor Mn5 can be implemented by using the standard 5-V device if the maximum output voltage of the CP circuit is about 5 V. The nMOS transistor of a higher stage can be implemented using high-voltage devices, if the output voltage of the CP circuit is larger than the gate-to-bulk breakdown voltage of a standard device is given in a process technology.

Fig.4. Structure of two phase non-overlapping clock signal generator

3. RESULT AND SIMULATION

To assess the performance of charge pumps, the conventional [6], [8], [11] and proposed charge pumps are designed with thick oxide transistors supporting a high voltage operation in a 180-nm CMOS process. In each charge pump, main pumping capacitors and auxiliary pumping capacitors are modeled and realized with MOS transistors. The figure shows the transient analysis of the charge pump.

Fig.5. Transient Analysis for CMOS charge pump
The performance comparison table is shown below

<table>
<thead>
<tr>
<th>Table I- Performance comparisons</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switch type &amp; CMOS &amp; PMOS/NMOS &amp; PMOS &amp; PMOS &amp; PMOS</td>
</tr>
<tr>
<td>Voltage conversion &amp; 2 &amp; 1.96 &amp; 1.84 &amp; 1.79 &amp; 0.56</td>
</tr>
<tr>
<td>I_{out} &amp; ≤0.5 &amp; ≤0.4 &amp; ≤0.36 &amp; ≤0.25 &amp; ≤0.18</td>
</tr>
<tr>
<td>Max Power Efficiency &amp; 0.4mA &amp; 0.3mA &amp; 0.26mA &amp; 0.21mA &amp; 0.15mA</td>
</tr>
</tbody>
</table>

**Fig.6. Comparison Chart of I_{out}**

The value of I_{out} in CMOS is less than 0.5, whereas either using PMOS or NMOS at switching stages, its value is less than or equal to 0.4 and when PMOS is used the value decreases gradually from 0.36 to 0.25

**Fig.6. Comparison Chart of voltage conversion**

Here the voltage conversion of CMOS is 2 when using PMOS / NMOS switch type the voltage conversion value is 1.96 and when using PMOS at different stages the value of voltage conversion also varies according the stages involved

**Fig.6. Comparison Chart of Maximum Power Efficiency**

The efficiency of power obtained is 0.4mA

4. CONCLUSION

A high gain enhanced CMOS charge pump was proposed to eliminate body effect and to minimize driving capability for all the VLSI devices. For these features, a CMOS charge pump of two phase non-overlapping clock signal generator was designed using 180-nm CMOS process in Cadence virtuoso tool. The results showed that
the proposed charge pump provides improvements in terms of voltage conversion ratio and current driving capabilities.

REFERENCES


