

Power Reduction Techniques for Digital Systems

Ishan Gupta¹, Gurmeet Kaur²

¹PG Student, Department of Electronics and Communication Engineering, Punjabi University, Patiala, Punjab, India ² Professor, Department of Electronics and Communication Engineering, Punjabi University, Patiala, Punjab, India

Abstract - Power reduction is the most important aspect considered while designing the digital systems. Various approaches have been used in the past to reduce the power consumption of the digital systems. The paper presents the review of various techniques that have been used in the past for the reduction in the power consumption of the digital systems.

Keywords: Power reduction, Low power, Digital systems design.

I. INTRODUCTION

Designing a low power system is very important because high power consuming systems often have large battery pack, short battery life and are generally costly. Various techniques that have been used in the past for power reduction have been discussed in section II and the conclusion of the review has been given in section III summarizing the whole discussion.

II. LITERATURE REVIEW

Micheli et al. designed a Computer Aided Algorithm for the state coding. They implemented the design using Programmable Logic Array (PLA) considering D Flip-Flops as the memory elements [1]. PLA had been used because any logic circuit can be implemented using PLA. The authors advised to modify the proposed algorithm for components other than PLA and D Flip-Flops.

D. Liu and C. Svensson estimated the Power Consumption of the CMOS Chips based on Gate Count, Memory Size, Logic Implemented and Layout Styles. They concluded that the power consumption can be reduced by reducing the operating clock frequency and by designing the chip using *Full Custom Design* style [2]. The operating clock frequency can be reduced by making the sequential components double edge triggered.

Surti et al. used two different code lengths for the state assignment. Highly probable states were coded using the less number of bits and less probable states were coded using the more number of bits. An additional Set Detection Logic was used to switch between the set of less number of bits and the set of more number of bits depending on whether the next state is highly probable or less probable respectively [3]. The number of states in highly probable state set was more than the number of states in less probable state set so that the power reduction due to highly probable state set could be more than the extra power required due to the less probable state set.

Benini et al. divided the state machine into several sub machines. Power consumption was reduced by activating only one sub machine at a time. Two sub machines were active together only at a time when the control is being passed from one sub machine to the other. The proposed approach increased the area due to the additional signals required for the communication between the sub machines [4].

E. T. Lee introduced a method for the state minimization. The author used the approach similar to the K-map (Used for the Boolean Expression minimization) [5]. The author named the proposed approach as L-map method. The K-map method is used for the Boolean expression minimization while the Lmap method had been used for state minimization.

S. Chattopadhyay and P. N. Reddy presented an algorithm for the state assignment. Power consumption was reduced by the reduction of Hamming Distance between the codes of the states. The authors designed a Computer Aided Algorithm to independently assign the codes to the states of each partition [6].

N. Chabini and W. Wolf reduced the power consumption by supplying the original supply voltage to the critical components while supplying a low voltage to the non critical components of the circuit. The authors changed the operating frequency of the critical and non critical components to a lower and higher value respectively so that the overall operating frequency remains unchanged [7].

Sagahyroon et al. presented an Integer Linear Programming technique to assign the codes to the states in the state diagram. Integer Linear Programming is a mathematical programming technique in which all the variables are restricted to be the integers. The algorithm includes designing the equations based on the required constraints and then solving the equations using the ILP solver [8].

Zhao et al. designed the structure of the D Flip-Flop using the transistors. The proposed structure used lesser number of clocked transistors as compared to the conventional structure. Power consumption was reduced due to the lesser number of clocked transistors in the proposed structure [9].

Jassani et al. Proposed Multi Objective Genetic Algorithm (MOGA) for the area and power reduction. The authors implemented the algorithm using C++ programming language. The proposed algorithm gives more than one result [10].



VOLUME: 02 ISSUE: 01 | JAN-2015

Yang et al. presented an algorithm for the state machine design for the area and power reduction. The algorithm was based on the concept of Relay race in which the present runner uses the experience of the past runner. Therefore, in the proposed algorithm, the present configurations were taken from the past configurations [11].

Liu et al. used the transistor architecture with the channel made of Silicon Nanowire to design the digital chips. The author designed the Ring Oscillator using the proposed architecture. The proposed architecture resulted in the reduced circuit delay and the power consumption [12].

R. S. Shelar divided all the sequential elements into different clusters. Each cluster was driven by a separate clock buffer. The algorithm was implemented using C++ programming language. The proposed algorithm reduced the power consumption of the clock distribution network [13].

Ravishankar et al. proposed an approach to reduce the switching activity of the digital systems. Switching activity was reduced by disabling the inputs which are not observable at a certain point of time [14].

Pozo et al. analyzed various low power design techniques used in the spacecraft Rosetta. They implemented the test bench using anti fuse Field Programmable Gate Array (FPGA). The authors concluded that the Clock Gating was the most important part in terms of power reduction. Another important technique was to completely shut down the redundant bus interface as long as the normal bus interface is working properly [15].

Shyu et al. reduced the power consumption by replacing individual single bit Flip-Flops with some multi bit Flip-Flops. The algorithm was implemented using C++ programming language [16].

Tang et al. proposed an architecture of Successive Approximation Analog to Digital Converter for the less power consumption. The proposed ADC was intended to be used in retinal replacement. The authors reduced the power consumption by reducing the voltage supply to the internal Digital to Analog Converter [17].

Leuders et al. discussed some techniques for the low power design which includes implementing Enable/Disable function to the Low Drop Out (LDO) regulator, using different LDO regulators for different load conditions and implementing the efficient switching techniques for the state transitions [18].

A. Sanyal and N. Sun reduced the switching energy in the Successive Approximation Analog to Digital converter. Switching energy was reduced by the reduction in the number of capacitors in the design. The switching activity has less dependence on the frequency in the proposed design [19].

D. Kidd used Deeply Depleted Channel transistor for the power reduction. An adaptive body bias method was proposed using DDC transistor to correct the manufacturing variation in terms of power consumption [20].

Jana et al. conserved the energy used while clocking or switching in the digital system. Inductor was used to store the switching energy. This stored energy can easily be transferred to an external resonant circuit [21].

III. CONCLUSION

Different techniques presented by the authors to reduce the Power Consumption include changing the hardware architecture to get the power efficient components, reducing the switching activity between the codes of the states, activating only the critical parts of the system while making the other parts idle and conserving the power used while switching the states.

REFERENCES

[1] G. D. Micheli, R. K. Brayton and A. S. Vincentelli, "Optimal State Assignment for Finite State Machines," IEEE Transactions on Computer-Aided Design, vol. 4, no. 3, pp. 269-285, 1985.

[2] D. Liu and C. Svensson, "Power Consumption Estimation in CMOS VLSI Chips," IEEE Journal of Solid-State Circuits, vol. 29, no. 6, pp. 663-670, 1994.

[3] P. Surti, L. F. Chao and A. Tyagi, "Low Power FSM Design using Huffman-Style Encoding," in European Design and Test Conference, Paris, France, 1997.

[4] L. Benini, G. D. Micheli and F. Vermeulen, "Finite-State Machine Partitioning for Low Power," in IEEE International Symposium on Circuits and Systems, Monterey, United States of America, 1998.

[5] E. T. Lee, "The L-map Method for Sequential Machine State Minimization," *Kybernetes*, vol. 27, no. 9, pp. 1036-1052, 1998.

[6] S. Chattopadhyay and P. N. Reddy, "Finite State Machine State Assignment Targeting Low Power Consumption," Computers and Digital Techniques, vol. 151, no. 1, pp. 61-70, 2004.

[7] N. Chabini and W. Wolf, "Reducing Dynamic Power Consumption in Synchronous Sequential Digital Designs Using Retiming and Supply Voltage Scaling," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 6, pp. 573-589, 2004.

[8] A. Sagahyroon, F. A. Aloul and A. Sudnitson, "Low Power State Assignment using ILP Techniques," in 15th IEEE Mediterranean Electro technical Conference, Valletta, Malta, 2010.

[9] P. Zhao, J. McNeely, W. Kuang, N. Wang and Z. Wang, "Design of Sequential Elements for Low Power Clocking System," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 5, pp. 914-918, 2011.

[10] B. A. A. Jassani, N. Urguhart and A. E. A. Almaini, "State Assignment for Sequential Circuits using Multi-Objective



VOLUME: 02 ISSUE: 01 | JAN-2015

WWW.IRJET.NET

Genetic Algorithm," IET Computers & Digital Techniques, vol. 5, no. 4, pp. 296-305, 2011.

[11] M. Yang, J. Lai and H. Xu, "Finite State Machine Synthesis based on Relay-Based Algorithm," in 15th Euromicro Conference on Digital System Design, Izmir, Turkey, 2012.

[12] Y. Liu, R. Huang, R. Wang, J. Zhuge, Q. Xu and Y. Wang, "Design Optimization for Digital Circuits Built With Gate-All-Around Silicon Nanowire Transistors," IEEE Transactions on Electron Devices, vol. 59, no. 7, pp. 1844-1850, 2012.

[13] R. S. Shelar, "A Fast and Near-Optimal Clustering Algorithm for Low-Power Clock Tree Synthesis," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 31, no. 11, pp. 1781-1786, 2012.

[14] C. Ravishankar, J. H. Anderson and A. Kennings, "FPGA Power Reduction by Guarded Evaluation Considering Logic Architecture," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 31, no. 9, pp. 1305-1318, 2012.

[15] L. M. Pozo, M. G. Lorenz, C. Lopez and L. Entrena, "Low-Power Design in Aerospace Circuits: A Case Study," IEEE Aerospace and Electronic Systems Magazine, vol. 28, no. 12, pp. 46-52, 2013.

[16] Y.-T. Shyu, J.-M. Lin, C.-P. Huang, C.-W. Lin, Y.-Z. Lin and S.-J. Chang, "Effective and Efficient Approach for Power Reduction by Using Multi-Bit Flip-Flops," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 4, pp. 624-635, 2013.

[17] H. Tang, Z. C. Sun, K. W. R. Chew and L. Siek, "A 1.33 µW 8.02-ENOB 100 kS/s Successive Approximation ADC With Supply Reduction Technique for Implantable Retinal Prosthesis," IEEE Transactions on Biomedical Circuits and Systems, vol. 8, no. 6, pp. 844-856, 2014.

[18] M. Leuders, B. Eversmann, J. Gerber, K. Huber, R. Kuhn, M. Zwerg, D. S. Landsiedel and R. Brederlow, "Architectural and Circuit Design Techniques for Power Management of Ultra-Low-Power MCU Systems," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 11, pp. 2287-2296, 2014.

[19] A. Sanyal and N. Sun, "An Energy-Efficient Low Frequency-Dependence Switching Technique for SAR ADCs," IEEE Transactions on Circuits and Systems II, vol. 61, no. 5, pp. 294-298, 2014.

[20] D. Kidd, "Process and Circuit Optimization For Power Reduction Using DDC Transistors," IEEE Micro, vol. 34, no. 2, pp. 54-62, 2014.

[21] R. K. Jana, G. L. Snider and D. Jena, "Energy-Efficient Clocking Based on Resonant Switching for Low-Power Computation," IEEE Transactions on Circuits and Systems I, vol. 61, no. 5, pp. 1400-1408, 2014.

BIOGRAPHIES



Ishan Gupta received B.Tech degree in Electronics and Communication Engineering from Punjabi University, Patiala. He is currently pursuing M.Tech degree from Punjabi University, Patiala His current research interests include digital systems design,

embedded systems and digital image processing.



Gurmeet Kaur received B.Tech dearee Electronics in and Communication Engineering from Guru Nanak Dev University, Amritsar and M.E. degree from Thapar Institute of Engg. & Technology, Patiala. She received her Ph.D. degree from Guru

Nanak Dev University, Amritsar. She is currently working as Professor at Department of Electronics and Communication Engineering, Punjabi university, Patiala.