Comparative Performance Analysis of Different Flip Flop

Configurations

Samson O. Ogunlere¹, Olawale J. Omotosho², Sunday A. Idowu³

¹Computer Engineering Research Scholar, Computer Science Dept., Babcock University, Ogun State, Nigeria. ²Professor, Computer Science Dept., Babcock University, Ogun State, Nigeria. ³Professor, Computer Science Dept., Babcock University, Ogun State, Nigeria.

_____***_____

Abstract - Computer performance is increasingly limited by the performance of memory systems due to the fact that the rate of memory system performance increase has lagged the rate of processor performance increase in the past years. In other to bridge this gap, the computer memory is methodically examined from the transistor level to the memory level element (Flip Flop) using а robust methodological research process that provides a systematic approach/technique in comparing the performance of conventional Flip Flops to a Flip Flop known as Flip Flop Extension. Since the ultimate metric of memory system performance is related to how fast it can service critical requests from processors; the rationale used to justify the focus of this study is that by improving the memory elements (cells) used for designing Computer Dynamic Random Access Memory (DRAM), the average request service time can be reduced. This study shows remarkable performance improvement on high capacity of computer memory with the developed Flip Flop Extension when compared to the conventional Flip Flops. This study is therefore dedicated to the investigation of the existing conventional Flip Flops performance comparison to a Flip Flop Extension that is capable of being selected for the purpose of reading from and writing into it. This paper presents two models of comparison analysis frameworks known as Decision Tree and Propagation Time to examine and evaluate the significant performance advantages of the Flip Flops Extension at 87.5% active states utilization over conventional Flip Flops at 50% and 75% active states utilization respectively.

Key Words: Active State Utilization, Dynamic Random Access Memory, Rapid Miner Model, Propagation Time and Average Request Service Time.

1. MEMORY PERFORMANCE ANALYSIS

The importance of memory system performance as a limiter of computer system performance cannot be over looked as is widely recognized worldwide [38]; [26] and [28]. It is quite obvious that memory devices are specifically designed by engineers whose predominant concerns are those of cost minimization and functional correctness but not necessarily speed enhancement. As a result, the topic of memory system performance analysis is important not only to system architects, but it is also needed by memory design engineers to evaluate design trade-off points of the various features that make up the memory system against potential performance benefits of those features.

Figure 1.1 shows that while memory device datarate have doubled every three years in between 1998 and 2004, row cycle times have decreased by roughly 7% per year during the same time period ascertained [53].




Figure 1.1: Memory Data rate and row cycle time scaling trends between 1998 -2004, (Wang, 2005).

The difference in the scaling trends means that each generation of memory devices has a different combination of data rate and row cycle time. As memory device density doubles with each generation, design engineers may choose to double the number of cells per row, double the number of rows in each bank, or double the number of banks within a given memory device. These doubling process add on to the propagation delay of the entire memory device system. Though doubling of the number of banks has the smallest impact on memory device timing parameters, but the increase in bank count increases the complexity of the control logic, and the larger number of logic transistors increases die size [53].

The different combinations of device datarates, row cycle times, and device organization impact for each generation of

memory devices lead to the situation that each generation of memory devices must be re-examined in terms of performance characteristics in the context of the larger memory system. Hence, a re-design of the existing conventional memory element known as Flip Flop to achieve Flip Flop Extension is of paramount importance if memory performance is to be evaluated at par with its processor counterpart for enhance computer performance.

2. MEMORY PERFORMANCE EVALUATION FRAMEWORKS

Two types of analytical frameworks are used to evaluate the performance of memory systems. These are Close-loop execution based [47]; [8] & [9] and trace based [17] analytical frameworks. The use of execution based simulations means that the performance of the memory system is impacted by the request rate of the processor or processors, and the performance of the memory is tightly coupled to the performance of the processor or processors. In this manner, execution based simulation frameworks can accurately measure computer performance sensitivity to memory device parameters for specific computer configurations. This ironically presents a problem in that the overall computer performance depends on both processor performance and memory performance. Meaning the individual contributions of processor performance and memory performance are difficult to separate out from each other.

On the other hand, the trace based analytical frameworks differ from execution based analytical frameworks in that trace-based are open-loop systems and memory system performance can be separated from processor performance. The use of an open-loop trace-based analytical framework means that the input request rate can be independently controlled. In this manner, a trace based analytical framework can measure the limits of performance sensitivity to individual memory system configuration and timing parameters.

The trace based analytical framework is deficient in some ways while it is advantageous in other ways when it is compared to an execution driven analytical framework in that memory address traces do not contain information in regards to dependencies in the memory request stream. The result is that even inherently dependent memory references can be collapsed entirely and the analytical framework can compute higher bandwidth efficiency than the theoretical bandwidth efficiency of the workload running on an infinitely fast processor. This is evidence in analyzing memory performance in terms of citations that were reviewed in previously published literatures [47]; [17]; [8] and [9]. However, a comparable framework in the work performed independently [38] and presented in a tutorial session at High-Performance Computer Architecture (HPCA) shared similarities fundamental methodology with

the Request Access Distance methodology. But due to the fact that the underlying framework for the results presented in the tutorial was not disclosed, a direct comparison against the Request Access Distance analytical framework was not possible. This issue can be resolved by using an execution based analytical framework that uses highly accurate models of the processors and the memory system.

However, an execution based is also problematic [47]; [8] & [9] in that the processor state machine is dramatically more complex than the memory system state machine, and the vast majority of the simulation cycles are used for processor state simulation. Moreover, that problem is exacerbated when the goal of the simulation is to examine fundamental limitations of the memory system.

3. FLIP FLOPS AS MEMORY ELEMENTS

Flip Flops are sequential digital circuits that hold (remember) logic values. The ability of computer systems to operate without the continuous human intervention is solely achieved through sequential logic circuits known as Memory Elements [37].

In earlier computers, the most common form of randomaccess storage for computer main memory employed an array of doughnut-shaped ferromagnetic loops referred to as *cores*. The basic element of a semiconductor memory is the memory cell (appropriately gated-Flip Flop). Although a variety of electronic technologies are used, all semiconductor memory cells share certain properties and characteristics, some of which are as follows;

- i. Exhibit two stable (or semi-stable), selfmaintaining states that are used as storage/ memory elements capable of storing a binary digit (1 and 0).
- ii. Capable of being written into (at least once), to set the state.
- iii. Capable of being read to sense the state.
- iv. Derived from Sequential Logic Circuits which are the main electronics circuits that make the development of computers possible.
- v. Have three transition states known as Resting, Forbidden and Active states with four possible binary combinations of input variables [50].

Figure 1 depicts the operation of a memory cell. Most commonly, the cell has three functional terminals capable of carrying an electrical signal.

- i. The select terminal, as the name suggests, selects a memory cell for a read or write operation.
- ii. The control terminal indicates read or write.
- iii. The other terminal provides an electrical signal that sets the state of the cell to 1 or 0 for writing, while when reading, the terminal is used for output of the cell's state [50].

The details of the internal organization, functioning, and timing of the memory cell depend on the specific integrated circuit technology used and are outside the scope of this research work.




Figure 1: Memory Cell (Flip-Flop) Operation (Stallings, 2010)

Among the four known Flip Flops ever designed (SET/RESET, D-Type, JK and T-Type), the JK types are the most widely used for digital storage unit [43]. The behavior of a particular type can be described by what is termed the characteristic equation, which derives the "next" (i.e., after the next clock pulse) output, Q_{next} , (Q_{n+1}) in terms of the input signal(s) and/or the current output, Q [39]. The basic memory cell is a Flip-Flop adequately gated. The writing (W) into the memory which requires select (S_e) and data (I) with the previous output of the different Flip Flops will determine the input combinations as presented in the various Flip Flops Combination Tables on data analysis characteristics of the different flip flops [34] & [35]. A Decision Tree analysis from Rapid Miner Model will be used to determine the degree of performance of the conventional Flip Flops in comparison to that of the designed Flip Flop Extension [34] and [35].

4. PERFORMANCE OF THE DIFFERENT FLIP-FLOP CONFIGURATIONS USING DECISION TREE OF RAPID MINER MODELS

From the findings and analysis of data presented in [34] anf [35] on all the different Flip-Flops that can be used to build Storage Devices, it is evident that the proposed Flip Flop Extension has higher speed performance over the conventional Flip Flops judging from Decision Tree of Rapid Miner Models. The analysis carried out on the different Flip Flops using the Decision Tree model is as shown in Tables 1.2(a) to (d).

Table 1.2(a): Decision Tree Table for Conventional SR-FF at 50% Active States Utilization

ALC BUILDED	ss <u>T</u> ools <u>V</u> iew <u>H</u> elp						
P 📦 🖷	🖥 🔊 🔊	🦚 🕨 🛯 🔳	🛐 📮 🕕				
🐺 Result Oven	iew 🛛 🔏 Performanci	eVector (Performance) 💠	ExampleSet (Retrieve	sf-50) 🕺 💡 Tree (Decis	ion Tree) 🕺		
Table / Plot View	v 🔿 Text View 🔿 Annotati	ons			🕱 🕼 d		
Criterion Selector	Multiclass Class	ification Performance 🔘 A	nnotations		🕱 🖬 🌢 -		
accuracy	0				<u>.</u> 40 V		
карра	Table View O Plot View						
	5000114017: 60.00% +4.37 A2% (mikro: 56.25%)						
		true 0.0	true X	true 1.0	class precision		
	pred. 0.0	8	6	1	53.33%		
	pred. X	0	1	0	100.00%		
	pred. 1.0	0	0	0	0.00%		
			14.29%	0.00%			


Table 1.2(b): Decision Tree Table for Conventional JK-FF at 75% Active States Utilization

//Local Repository/	processes/JK-FF at 75% – Ra	pidMiner 5.3.000 @ SAMO	GUNLERE-PC	and some a	and wanted the state			
Eile Edit Process	Tools View Help							
P 📦 🖩 🖡	i 🗊 🔊 🛝		۹ 🕺 🕺					
Result Overview	w 🛛 🦳 🖏 Performance\	iector (Performance) 🚿	🗐 ExampleSet (Retrieve Ner	wJK) 🛛 💡 Tree (Dec	ision Tree (2)) 🕺			
Table / Plot View (Text View Annotation	s			🐹 🔓 🤞			
Criterion Selector	Multiclass Classification	Multiclass Classification Performance Annotations						
kappa	Table View	Table View Plot View						
	diaccuracy: 25.00% +	couracy 25.00% +/- 25.00% (mikro: 31.25%) ;						
		true low	true dont care	true high	class precision			
	pred. low	0	3	0	0.00%			
	pred. dont care	7	5	1	38.46%			
	pred. high	0	0	0	0.00%			
	class recall	0.00%	62.50%	0.00%				
	α				12			


Table 1.2(c): Decision Tree Table for JK-FF Extension-0 at 87.5% Active States Utilization

Image: Source of the	Eile Edit Process								
Image: Contraction of the low o	P 📦 🖷 🕼	j 🗊 🔊 🛝	/	🛐 🛃 🚯					
Criterion Selector Criterion Selector Multiclass Classification Performance Annotations Image: Classification Performance Annotations Kappa • Table View · Piot View · Classification Performance · Table View · Piot View · Class Precision red. low / 7 1	Result Overview	r 🛛 🔏 Performance	fector (Performance) 🛛	📳 ExampleSet (Retrieve j	kat87) 🙁 🛛 💡 Tree (Decisio	in Tree) 🕺			
Inspand Inspand <thinspand< th=""> <thinspand< th=""> <thi< td=""><td>Table / Plot View</td><td>Text View O Annotation</td><td>IS</td><td></td><td></td><td>🕱 🖬 🌙</td></thi<></thinspand<></thinspand<>	Table / Plot View	Text View O Annotation	IS			🕱 🖬 🌙			
tappa Table View Plot View ************************************	Criterion Selector	Multiclass Classifi	cation Performance O A	nnotations		🕱 🗓 🕹 🗸			
true low true high true dont care class precision pred. low 7 1 1 77.78% pred. dont care 0 0 000%	accuracy								
true low true high true dont care class precision pred. low 7 1 1 77.78% pred. high 0 7 0 100.00% pred. dont care 0 0 0.00%	kappa	Table View O Plot View							
the low the high the dont care class precision pred. low 7 1 1 77.78% pred. high 0 7 0 100.00% pred. dont care 0 0 0.00%		accuracy: 85.00% +/- 32.02% (mikro: 87.50%)							
pred. high 0 7 0 100.00% pred. dont care 0 0 0 00%			true low	true high	true dont care	class precision			
pred. dont care 0 0 0 0 0 0.00%		pred. low	7	1	1	77.78%			
		pred. high	0	7	0	100.00%			
class recall 100.00% 87.50% 0.00%		pred. dont care	0	0	0	0.00%			
		class recall	100.00%	87.50%	0.00%				
		<							

Table 1.2(d): Decision Tree Table for JK-FF Extension-1 at 87.5% Active States Utilization



These Decision Tree Tables under the performance vector of the different Flip Flops show that conventional SR-FF at 50% active states utilization has a performance rate of 60% accuracy (in the red dash cycle); the conventional JK-FF at 75% active state utilization has a performance rate of 25% accuracy; the JK-FF Extension-0 at 87.5% active states utilization has a performance rate of 85% accuracy, while that of JK-FF Extension-1 at 87.5% active states utilization has a performance rate of 50% accuracy. This is summarised in Table 1.2 (e).



From the summary of Table 1.2(e), it is evident that the JK-FF Extension-0 at 87.5% active states utilization has a higher speed performance than the other Flip Flops.

5. COMPARATIVE PERFORMANCE ANALYSIS OF DIFFERENT FLIP-FLOP CONFIGURATIONS WITH RESPECT TO PROPAGATION TIME FRAMEWORK.

Another alternative way of determining the performance level of the different Flip Flops under review is using what is known as Propagation Time Framework. In digital logic design, analysis of Propagation Time is a measure of performance which in this case speed performance of Computer memory. The propagation time is determined by the number of transitions required to complete a propagation route in Flip Flop configuration to examine the performance sensitivity of the various memory elements (Flip Flops) in other to ascertain their comparative performances. To demonstrate the utility and flexibility of this framework, it is important to know the number of transistors per gate that make up a basic memory element. This is paramount in determining the performance or how fast a memory element is. The following should be noted in a Bipolar Junction Transistor (BJT).

- Buffer has 2Transistors
- Inverter gate has 1Transistor
- AND gate has 3Transistors
- OR gate has 3Transistors
- NAND gate has 2Transistors and,
- NOR gate has 2Transistors

5.1 Determination of Transition Routes

Starting with SR and JK Flip Flops being the conventional memory elements, the propagation time for these Flip Flops is analyzed in Figures 2 and 3 respectively where 'T' represents Transistor(s) and 'G' represents Gate(s). Tables 1.3(a) & (b) show the number of transitions required to complete a propagation route in each Flip Flop configurations.




Figure 2: Basic Memory Element (Using Conventional 50% SR-FF).

In determining the transition route for conventional SR-FF, the propagation time is determined by the number of gates the signals have to pass through from the inputs of the Flip-Flop to its outputs. Having known the number of gates, the number of Transistors is determined as shown in Table 1.3(a) as explained below.

- S goes through 2 NOR gates to reach Q; 1 NOR gate to reach \bar{Q} .
- R goes through 2 NOR gates to reach \overline{Q} ; 1 NOR gates to reach Q.

Therefore, 2 NOR gates = 4T = 4T ransistors is to be considered since both S & R are simultaneously applied. Adding 4T ransistors to the external network input gates generated from the data analysis gives a total number of 11 Transistors as depicted in Table 1.3(a).

© 2015, IRJET.NET- All Rights Reserved




Figure 3: Basic Memory Element (Using Conventional JK-FF at 75%-NOR gate configuration (currently available RAM commercially)

Likewise, the number of gates the signals passes through from the inputs of the JK- Flip-Flop to its outputs being represented by the number of Transistors per gate, is determined as follows:

- J goes through 2 NAND/NOR gates to reach Q, 1
 Inverter & 2 NAND/NOR gates to reach Q.
- K goes through 2 NAND/NOR gates to reach Q, 1 Inverter & 2 NAND/NOR gates to reach \overline{Q} .

Since J & K are simultaneously applied, 2 NAND/NOR gates and 1 Inverter = 4T + 1T = 5T ransistors is to be considered. Adding 5T ransistors to the external network input gates generated from the data analysis gives a total number of 12 T ransistors as depicted in Table 1.3(b).

Similarly, the JK-Flip Flops Extension at 87.5% active states utilization analysis using the Propagation Time Framework are depicted in Figures 4 and 5 with their respectful Tables 1.3(c) and 1.3(d) showing the number of transition required to complete a propagation route.




Figure 4: Basic Memory Element (JK-FF Extension-0) at 87.5% NAND gate configuration)

In determining the transition route for JK-FF Extension-0, the number of gates the signals passes through from the inputs to its outputs being represented by the number of Transistors per gate, is determined as follows:

- J goes through 2 NAND gates to reach Q, 1 NAND gate to reach \overline{Q} .
- K goes through 2 NAND gates to reach \bar{Q} , 1 Inerter and 2 NAND gates to reach Q.

Since K is grounded in Basic Memory Element, only J-Terminal is required to be considered. Hence, 2NOR gates = 4T = 4Transistors is to be considered. Adding 4Transistors to the external network input gates generated from the data analysis gives a total number of 10 Transistors.




Figure 5: Basic Memory Element (JK-FF Extension-1) at 87.5% NAND gate

Likewise, the number of gates the signals passes through from the inputs of the JK-FFExrtension-1 to its outputs being represented by the number of Transistors per gate, is determined as follows:

- K goes through 2 NAND gates to reach \bar{Q} , 1 NAND gate to reach Q.
- J goes through 2 NAND gates to reach Q, 1 Inerter and 2 NAND gates to reach \overline{Q} .

Since J is grounded in Basic Memory Element, only K-Terminal is required to be considered. Hence, 2NAND gates = 4T = 4Transistors is to be considered. Adding 4Transistors to the external network input gates generated from the data analysis gives a total number of 11 Transistors.

6. CONCLUSION

The analysis in this paper shows that, Figure 4 produces a Basic Memory Element that can be used to configure RAMs of different capacities that will result in a faster computer processing speed. Take for instance, a 10GB DRAM made of Flip Flop configuration in Figure 4; 10G transistors are eliminated thereby increasing the speed of the computer processing by a factor of 10^9 compared with the commercially available DRAMs that are made up of Flip Flop configuration of Figures 2 and 3. Comparing the number of transitions required to complete a propagation route in Flip Flop configuration of Figure 4 and that of Figures 2 and 3, it becomes evident that the Basic Memory Element of Figure 4 is operating at a ratio of 6:4 or 3:2. That is, the Basic Memory Element of Figures 2 and 3.

Since the ultimate metric of memory system performance is related to how fast it can service critical requests from processors; the rationale used to justify the focus of this work is that by improving the Memory Cells used for designing memory system, the average request service time can be reduced. The study performed in this paper shows remarkable performance improvement on high capacity of memory system, while it may be negligible on lower memory capacity.

This study has also been able to prove that though conventional Flip Flops are effective with two resting states at 50% and 75% utilization in digital device applications, but they are not as efficient when compared to JK-FF Extension-0 at 87.5% active state utilization with one resting state. This can be seen in Table 1.2(e) judging from the performance vector analysis using decision tree of all the different Flip Flops under investigation in this paper.

REFERENCES

- [1] J. P. Abraham and S. Mathew, An Attempt to Improve the Processor Performance by Proper Memory Management for Branch Handling, IJCSEA, 2013, Vol.3, No.4
- [2] B. Amelifard, Power Efficient Design of SRAM Arrays and Optimal Design of Signal and Power Distribution Networks in VLSI Circuits, PhD Dissertation, University of Southern California, U.S.A, 2007.
- [3] A. Agarwal, H. Li. and K. Roy, DRG-cache: A data retention gated-ground cache for low power, in Proc. of Design Automation Conference, pp.473-478, 2002.
- [4] N. Azizi, F. Najm and A. Moshovos, Low-leakage asymmetric-cell SRAM, IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 11, no. 4, pp. 701-715, 2003.
- [5] H. Chtioui., S. Niar, R. Ben, M. Zehran, L. Dekeyser, & M. Abid, A Dynamic Hybrid Cache Coherency Protocol for Shared-Memory MPSoC Architectures, Vol. 47– No.3, 2012.
- [6] Compaq/HP, Sysparch Product Architecture, Vol 2, Server Technology, West Africa, Rev. 2.11, 2003.
- [7] S. Cserveny, L. Sumanen., J. Masgonty and C. Piguet, Locally switched and limited source-body bias and other leakage reduction techniques for a low power embedded SRAM," IEEE Trans. on Circuits and Systems-II: Express Briefs, vol. 52, no. 10, pp. 636-640, 2005.
- [8] V. Cuppu, B. Jacob, Organization Design Trade-offs at the DRAM, Memory Bus and Memory Controller Level: Initial Results, University of Maryland Systems and Computer Architecture Group Technical Report UMD-SCA-TR, 1999.

- [9] V. Cuppu, B. Jacob, Concurrency, latency, or system overhead: Which has the largest impact on uniprocessor DRAM-system performance? Proceedings of 28th International Symposium on Computer Architecture, 2001.
- [10] V. Deshpande, V. Wadhai, B. Helonde, Characterizing the Memory Management for Improving the Performance of Embedded system used in Wireless Sensor Networks, 2013.
- [11] K. Flautner, N. Kim, S. Martin, D. Blaauw., and T. Mudge, Drowsy caches: simple techniques for reducing leakage power," in Proc. of International Symposium on Computer Architecture, pp. 148-157, 2002.
- [12] A. Goel, A. Dimple, K. Aaisha, Y. Renu, Y. Jyoti, Ecache memory becoming a boon (advantage) towards memory management, IJE, (2013), VOL. 5, No 13.
- [13] C. Golgi, Computer Memory versus human Memory, http://il.wp.com/www.matlabtips.com, 2013.
- [14] F. Hamzaoglu, Y. Te, A. Keshavarzi, and K. Zhang, Dual Vt-SRAM cells with full-swing single-ended bit line sensing for high-performance on-chip cache in 0.13μm technology generation, International Symposium on Low Power Electronics and Design, pp. 15–19, 2000.
- [15] P. Hazucha, and C. Svensson, Impact of CMOS technology scaling on the atmospheric neutron soft error rate, IEEE Trans. on Nuclear Science, vol. 47, no. 6,pp. 2586–2594, 2000.
- [16] S. Heo, K. Barr, M. Hampton, and K. Asanovic, Dynamic fine-grain leakage reduction using leakagebiased bitlines, International Symposium on Computer Architecture, 2002, pp. 137-147
- [17] I. Hur, C. Lin, Adaptive History-Based Memory Schedulers, Proceedings of the 37th International Symposium on Micro-architecture, 2004.
- [18] J. Inouye, P. Molloy and M. Wisler, Overcoming the Memory Wall, Oregon State University, 2012.
- [19] M. Jahnavi, S. A. Lattha, T. Ravi, and Logashanmngam, Design and Analysis of Johnson Counter using FinFET Technology, IOSR Journal of VLSI, 2013, Vol. 1.
- [20] L. Jamal, Sharmin, A. Mottalib, H. Babu, Design and Minimization of Reversible Circuits for a Data Acquisition and Storage System, IJET, (2012), Vol. 2.
- [21] Jyoti, M. R. Tripathy and Vijeta, Comparison of Conditional Internal Activity Techniques for Low Power Consumption and High Performance Flip-Flops, International Journal of Computer Science and Telecommunications, ISSN 2047-3338, 2012, Volume 3, Issue 2.
- [22] T. Kamik, B. Bloechel, K. Soumyanath, V. De, and S. Borkar, Scaling trends of cosmic rays induced soft errors in static latches beyond 0.18um, in Proc. of Symposium on VLSI Circuits, pp. 61-62 2001.

- [23] T. Kavitha and V. Sumalatha, A new Reduced Clock Power Flip Flop for future System On-Chip (SOC) Applications, IJCTT, (2012), Vol. 3.
- [24] C. Kim and K. Roy, Dynamic Vt SRAM: a leakage tolerant cache memory for low voltage microprocessor, in Proc. of International Symposium on Low Power Electronics and Design, pp. 251-254, 2002.
- [25] C. Kim, Memory World in the Next Decade, Memory Division, Device Solution Network Business, Samsung, Seminar presentation to Po-hang University of Science and Technology (POSTECH), Kyungpook, Korea, 2003.
- [26] K. Krewell, Alpha EV7 Processor: A High Performance Tradition Continues, Compaq EV7 Whitepaper, Reed Electronics Group, In-stat MDR, 2002.
- [27] A. Lawrence, Processor Speed versus Memory,www.bleepingcomputer.com Computer Tutorials > Hardware Tutorials, 2012.
- [28] S. Leibson, Jesse Lipcon: Interview with a pioneer, Microprocessor Reports, Volume 14, Archive 12, 2000.
- [29] K. Mehta, N. Arora and B. P. Singh, Low Power Efficient D Flip Flop Circuit, International Symposium on Devices MEMS, Intelligent Systems & Communication (ISDMISC, Proceedings published by International Journal of Computer Applications (IJCA), 2011.
- [30] P. K. Meher, Extended Sequential logic for Synchronous Circuit Optimization and its applications, TCADICS, IEEE (Pubspermissions@ieee.org, 2008.
- [31] G. E. Moore, Moore's law, Conference paper, Intel Corporation, en.wikipedia.org/wiki/Moore's_law, 1965.
- [32] S. Naffziger, B. Stackhouse, T. Grutkowski, & D. Josephson, The implementation of a 2-core, multithreaded Itanium family processor, IEEE Journal of Solid-State Circuits, vol. 41, no. 1, pp. 197-209, 2006.
- [33] B. Nimmagadda, M. Krishna, S. Kumar, G. K. Sharma, An Efficient Implementation of Multiplexer Based Flip flop in Sub-threshold Region, IJCCIS, (2010), Vol. 2.
- [34] O. J. Omotosho & S. O. Ogunlere, Design Analysis and Circuit Enhancements of SR-Flip Flop, International Journal of Engineering Sciences and research Technology (IJESRT), 2013, ISSN: 2277-9655
- [35] O. J. Omotosho & S. O. Ogunlere, Analysis and Design of Different Flip Flops, Extension of Conventional JK-Flip Flops, International Journal of Engineering Sciences and research Technology (IJESRT), 2013, ISSN: 2277-9655
- [36] O. J. Omotosho & S. O. Ogunlere, Conversion of an SR-Flip Flop to a JK-Flip Flop, International Journal

of Computer Science & Information Security (JCSIS), 2014, Vol. 12 No. 7, ISSN 1947-5500

- [37] O. J. Omotosho, Fundamentals of Digital Systems, Franco-Ola publishers, (2012.
- [38] J. Pawlowski, Memory Performance Tutorial, Tutorial given at the 11th International Symposium on High-Performance Computer Architecture, 2005.
- [39] M. Phister, Logical Design of Digital Computers, (http://books.google.com/books), 1958.
- [40] M. D. Powell, S. Yang., B. Falsafi, K. Roy and T. N. Vijaykumar, Gated- Vdd: a circuit technique to reduce leakage in cache memories, in Proc. of International Symposium on Low Power Electronics Design, 2000, pp. 90–95
- [41] R. Preston, Register files and caches, in Design of High-Performance Microprocessor Circuits, 2001, pp. 285-308.
- [42] H. Qin, Y. Cao, D. Markovic, A. Vladimirescu and J. Rabaey, SRAM leakage suppression by minimizing standby supply voltage, International Symposium on Quality Electronic Design, 2004, pp. 55- 60.
- [43] J. S. Ralph. Circuits, Devices and System, 214th Edition, 1986, pp. 358-390.
- [44] J. M. Ranjan, Tripathy and Vijeta, Comparison of Conditional Internal Activity Techniques for Low Power Consumption and High Performance Flip-Flops, IJCST, 2012, Vol. 3, Issue 2
- [45] M. Rezaei, K. M. Kavi, Intelligent memory manager, reducing cache pollution due to memory management functions, Journal of Systems Architecture 52, 41–55, 2006.
- [46] S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson and J. D. Owens, Memory Access Scheduling, Computer Systems Laboratory Stanford University Stanford, CA 94305, 2012.
- [47] S. Rixner, Memory Controller Optimizations for Web Servers, Proceedings of the 37th International Symposium on Micro-architecture, 2004.
- [48] N. Seifert, D. Moyer, N. Leland and R. Hokinson, Historical trend in alpha particle induced soft error rates of the alpha microprocessor, in Proc. of International Reliability Physics Symposium, pp. 259-265, 2001.
- [49] K. G. Sharma, T. Sharma, B. P. Singh, & M. Sharma, Modified SET D-Flip Flop Designfor Low-Power VLSI Applications, 2011.
- [50] W. Stallings, Computer Organization and Architecture Designing for performance, Eighth Edition, Pearson Prentice Hall publication, 2010.
- [51] D. Swain and B. Paikaray, Adaptive Weight Ranking Policy for Improving Cache Performance (AWRP), Journal Of Computing, 2011, Vol.3, Issue 2
- [52] Y. Tsai, D. Duarte, N. Vijaykrishnan and M. J. Irwin, Characterization and modeling of run-time techniques for leakage power reduction, IEEE Trans. On Very Large Scale Integration (VLSI) Systems, 2004, Vol. 12, no. 11, pp.1221-1233

- [53] D. T. Wang, Modern DRAM Memory Systems: Performance Analysis and Scheduling Algorithm, PhD dissertation, University of Maryland, U.S.A, 2005.
- [54] X. Wen, Bensaali and R. Sotudeh, Dynamic Cooperative Intelligent Memory, 4th IEEE International Symposium on Electronic Design, Test & Applications, 2008.
- [55] B. Yngvar, Ultra Low-voltage Differential Static D Flip-Flop for High Speed Digital Applications, Issue 4, Vol. 6, IJCSSP, 2012.
- [56] K. Zhang, U. Bhattacharya, Z. Chen and F. Hamzaoglu, SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction, IEEE Journal of Solid-State Circuits, 2005, vol. 40, no. 4, pp. 895-901.

BIOGRAPHIES



Engr. Samson Ojo Ogunlere¹ is a lecturer at Babcock University, Computer Science Department in Computer Hardware/ Software related courses. He is a member of Nigeria Society of Engineers (MNSE) with many years working experiences in computer industries. Currently, He is a Computer Engineering Research Scholar for PhD programme at Babcock University, Ogun State, Nigeria.

Prof. Olawale Jacob Omotosho² is a Professor of Instrumentation and Computer Hardware at Babcock University, Nigeria. He is a corporate member of Nigeria Society of Engineers (MNSE), Institute of Measurement and Control, UK (MInstMC) and a UK Chartered Engineer (CEng).



Sunday A. Idowu³ is a Prof. Professor of computer science at Babcock University, Nigeria. His research areas are Software Engineering, Web Application Development and Security, Cyber-Physical Systems (CPSs) and Content Networks. He has published works in several journals of international repute.